



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, I²C, LINbus, SPI, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	-
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/ps32k144uat0vlha

Table of Contents

1	Block diagram.....	4	6.2.5	SPLL electrical specifications	27
2	Feature comparison.....	5	6.3	Memory and memory interfaces.....	27
3	Ordering parts.....	7	6.3.1	Flash memory module (FTFC) electrical specifications.....	27
	3.1 Determining valid orderable parts	7	6.3.1.1	Flash timing specifications — commands.....	27
	3.2 Ordering information	8	6.3.1.2	Reliability specifications.....	29
4	General.....	9	6.3.2	QuadSPI AC specifications.....	30
	4.1 Absolute maximum ratings.....	9	6.4	Analog modules.....	34
	4.2 Voltage and current operating requirements.....	10	6.4.1	ADC electrical specifications.....	34
	4.3 Thermal operating characteristics.....	11	6.4.1.1	12-bit ADC operating conditions.....	34
	4.4 Power and ground pins.....	12	6.4.1.2	12-bit ADC electrical characteristics.....	36
	4.5 LVR, LVD and POR operating requirements.....	13	6.4.2	CMP with 8-bit DAC electrical specifications.....	37
	4.6 Power mode transition operating behaviors.....	14	6.5	Communication modules.....	41
	4.7 Power consumption.....	15	6.5.1	LPUART electrical specifications.....	41
	4.7.1 Modes configuration.....	18	6.5.2	LP SPI electrical specifications.....	41
	4.8 ESD handling ratings.....	18	6.5.3	LPI2C electrical specifications.....	48
	4.9 EMC radiated emissions operating behaviors.....	18	6.5.4	FlexCAN electrical specifications.....	49
5	I/O parameters.....	18	6.5.5	SAI electrical specifications.....	49
	5.1 AC electrical characteristics.....	18	6.5.6	Ethernet AC specifications.....	51
	5.2 General AC specifications.....	19	6.5.7	Clockout frequency.....	54
	5.3 DC electrical specifications at 3.3 V Range.....	19	6.6	Debug modules.....	54
	5.4 DC electrical specifications at 5.0 V Range.....	20	6.6.1	SWD electrical specofications	54
	5.5 AC electrical specifications at 3.3 V range	21	6.6.2	Trace electrical specifications.....	56
	5.6 AC electrical specifications at 5 V range	22	6.6.3	JTAG electrical specifications.....	57
	5.7 Standard input pin capacitance.....	22	7	Thermal attributes.....	60
	5.8 Device clock specifications.....	22	7.1	Description.....	60
6	Peripheral operating requirements and behaviors.....	23	7.2	Thermal characteristics.....	60
	6.1 System modules.....	23	7.3	General notes for specifications at maximum junction temperature.....	64
	6.2 Clock interface modules.....	23	8	Dimensions.....	65
	6.2.1 External System Oscillator electrical specifications....	23	8.1	Obtaining package dimensions	65
	6.2.2 External System Oscillator frequency specifications .	25	9	Pinouts.....	66
	6.2.3 System Clock Generation (SCG) specifications.....	26	9.1	Package pinouts and signal descriptions.....	66
	6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications.....	26	10	Revision History.....	66
	6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications	26			
	6.2.4 Low Power Oscillator (LPO) electrical specifications				
		27			

General

T_J (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode

- Assumes maximum θ_{JA} for 2s2p board. See [Thermal characteristics](#)
8. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

4.2 Voltage and current operating requirements

NOTE

Full functionality/specifications cannot be guaranteed when voltage drops below 2.7 V.

Table 2. Voltage and current operating requirements 1

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}^2	Supply voltage	2.7 ³	5.5	V	4
V_{DD_OFF}	Voltage allowed to be developed on V_{DD} pin when it is not powered from any external power supply source.	0	0.1	V	
V_{DDA}	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V_{DD} -to- V_{DDA} differential voltage	-0.1	0.1	V	
V_{REFH}	ADC reference voltage high	2.7	$V_{DDA} + 0.1$	V	5
V_{REFL}	ADC reference voltage low	-0.1	0.1	V	
V_{ODPU}	Open drain pullup voltage level	V_{DD}	V_{DD}	V	6
$I_{INJPAD_DC_OP}^7$	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
$I_{INJSUM_DC_OP}$	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	—	30	mA	

- Typical conditions assumes $V_{DD} = V_{DDA} = V_{REFH} = 5$ V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
- S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V_{DD} and V_{DDA} must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note [AN5032](#) for reference supply design for SAR ADC.
- V_{REFH} should always be equal to or less than $V_{DDA} + 0.1$ V and $V_{DD} + 0.1$ V
- Open drain outputs must be pulled to V_{DD} .
- When input pad voltage levels are close to V_{DD} or V_{SS} , practically no current injection is possible.

4.3 Thermal operating characteristics

Table 3. Thermal operating characteristics for 64 LQFP, 100 LQFP, and 100 MAP-BGA packages.

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
T _A C-Grade Part	Ambient temperature under bias	-40	—	85 ¹	°C
T _J C-Grade Part	Junction temperature under bias	-40	—	105 ¹	°C
T _A V-Grade Part	Ambient temperature under bias	-40	—	105 ¹	°C
T _J V-Grade Part	Junction temperature under bias	-40	—	125 ¹	°C
T _A M-Grade Part	Ambient temperature under bias	-40	—	125 ²	°C
T _J M-Grade Part	Junction temperature under bias	-40	—	135 ²	°C

1. Values mentioned are measured at ≤ 112 MHz in HSRUN mode.
2. Values mentioned are measured at ≤ 80 MHz in RUN mode.

4.4 Power and ground pins




Figure 5. Pinout decoupling

Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. ³	Typ.	Max.	Unit
C _{REF} ^{4, 5}	ADC reference high decoupling capacitance	70	100	—	nF
C _{DEC} ^{5, 6, 7}	Recommended decoupling capacitance	70	100	—	nF

1. V_{DD} and V_{DDA} must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V_{SS} pins should be connected to common ground at the PCB level.
2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
3. Minimum recommendation is after considering component aging and tolerance.
4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.
5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
6. Contact your local Field Applications Engineer for details on best analog routing practices.
7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
 - The protection/decoupling capacitors must be on the path of the trace connected to that component.

Table 7. Power consumption (Typicals unless stated otherwise) 1

		Ambient Temperature (°C)	VLPS (μ A) ^{2, 3}		VLPR (mA)	STOP1 (mA)	STOP2 (mA)	RUN@48 MHz (mA)	RUN@64 MHz (mA)	RUN@80 MHz (mA)	HSRUN@112 MHz (mA) ⁴	Idd/MHz (μ A/MHz) ⁵
			Peripherals disabled ⁶	Peripherals enabled	Peripherals disabled	Peripherals enabled						
S32K116	25	Typ	26	38	1.9	2.5	7	12	TBD	TBD	NA	
	105	Typ	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	40		
S32K118	25	Typ	26	38	1.9	2.5	7	12	TBD	TBD	NA	
	105	Typ	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	42		
S32K142	25	Typ	29	42	1.9	2.5	10	15	TBD	TBD	NA	TBD
	105	Typ	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		48
	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		65
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		75
S32K144	25	Typ	29.8	39.1	1.48	1.50	7	7.7	19.7	26.9	NA	85
	105	Typ	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		90
	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		NA
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD

Table continues on the next page...

4.7.1 Modes configuration

Attached *S32K1xx_Power_Modes_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the above table [Table 7](#). For full functionality refer to table: Module operation in available low power modes of the *Reference Manual*.

4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	- 4000	4000	V	1
V_{CDM}	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I_{LAT}	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.


4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

5 I/O parameters

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 7. Input signal measurement reference

5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 8. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	3
WFRST	RESET input filtered pulse	—	100	ns	4
WFRST	RESET input not filtered pulse	100	—	ns	

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.

5.3 DC electrical specifications at 3.3 V Range

Table 9. DC electrical specifications at 3.3 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O Supply Voltage	2.7	3.3	4	V	1
V_{ih}	Input Buffer High Voltage	$0.7 \times V_{DD}$	—	$V_{DD} + 0.3$	V	2
V_{il}	Input Buffer Low Voltage	$V_{SS} - 0.3$	—	$0.3 \times V_{DD}$	V	3
V_{hys}	Input Buffer Hysteresis	$0.06 \times V_{DD}$	—	—	V	
$I_{oh_Standard}$	I/O current source capability measured when pad = $(V_{DDE} - 0.8)$ V	3.5	—	—	mA	

Table continues on the next page...

Table 10. DC electrical specifications at 5.0 V Range (continued)

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
Ioh_Strong	I/O current source capability measured when pad = V_{DDE} - 0.8 V	20	—	—	mA	3, 4
Iol_Strong	I/O current sink capability measured when pad = 0.8 V	20	—	—	mA	4, 5
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at $V_{DD} = 5.5$ V					6
	All pins other than high drive port pins		0.005	0.5	μ A	
	High drive port pins		0.010	0.5	μ A	
R _{PU}	Internal pullup resistors	20		50	k Ω	7
R _{PD}	Internal pulldown resistors	20		50	k Ω	8

1. For reset pads, same V_{ih} levels are applicable
2. For reset pads, same V_{il} levels are applicable
3. The value given is measured at high drive strength mode. For value at low drive strength mode see the Ioh_Standard value given above.
4. The strong pad I/O pin is capable of switching a 50 pF load at up to 40 MHz.
5. The value given is measured at high drive strength mode. For value at low drive strength mode see the Iol_Standard value given above.
6. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
7. Measured at input $V = V_{SS}$
8. Measured at input $V = V_{DD}$

5.5 AC electrical specifications at 3.3 V range

Table 11. AC electrical specifications at 3.3 V Range

Symbol	DSE	Rise time (nS) ¹		Fall time (nS) ¹		Capacitance (pF) ²
		Min.	Max.	Min.	Max.	
Standard	NA	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
Strong	0	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
	1	2.0	5.8	1.8	6.1	25
		2.8	8.0	2.6	8.3	50
		7.0	20.7	6.0	22.4	200

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

Table 14. Device clock specifications 1 (continued)

Symbol	Description	Min.	Max.	Unit
f_{SYS}	System and core clock	—	48	MHz
f_{BUS}	Bus clock	—	24	MHz
f_{FLASH}	Flash clock	—	24	MHz
Normal run mode (S32K14x series) ³				
f_{SYS}	System and core clock	—	80	MHz
f_{BUS}	Bus clock	—	40	MHz
f_{FLASH}	Flash clock	—	26.67	MHz
VLPR mode ⁴				
f_{SYS}	System and core clock	—	4	MHz
f_{BUS}	Bus clock	—	4	MHz
f_{FLASH}	Flash clock	—	1	MHz
f_{ERCLK}	External reference clock	—	16	MHz

1. Refer to the section [Feature comparison](#) for the availability of modes and other specifications.
2. Only available on some devices. See section [Feature comparison](#).
3. With SPLL as system clock source.
4. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications




Figure 8. Oscillator connections scheme

Table 15. External System Oscillator electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$g_{m\text{XOSC}}$	Crystal oscillator transconductance					
	4-8 MHz	2.2	—	13.7	mA/V	
	8-40 MHz	16	—	47	mA/V	
V_{IL}	Input low voltage — EXTAL pin in external clock mode	V_{SS}	—	$0.35 * V_{DD}$	V	
V_{IH}	Input high voltage — EXTAL pin in external clock mode	$0.7 * V_{DD}$	—	V_{DD}	V	
C_1	EXTAL load capacitance	—	—	—		1
C_2	XTAL load capacitance	—	—	—		1
R_F	Feedback resistor					2
	Low-gain mode (HGO=0)	—	—	—	$M\Omega$	

Table continues on the next page...

6.2.3 System Clock Generation (SCG) specifications

6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 17. Fast internal RC Oscillator electrical specifications

Symbol	Parameter ¹	Value			Unit
		Min.	Typ.	Max.	
F_{FIRC}	FIRC target frequency	—	48	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	± 0.5	± 1	% F_{FIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	± 0.5	± 1.1	% F_{FIRC}
T_{Startup}	Startup time	—	3.4	5	μs^2
$T_{\text{JIT}}^{\text{3}}$	Cycle-to-Cycle jitter	—	250	500	ps
$T_{\text{JIT}}^{\text{3}}$	Long term jitter over 1000 cycles	—	0.04	0.1	% F_{FIRC}

1. With FIRC regulator enable
2. Startup time is defined as the time between clock enablement and clock availability for system use.
3. FIRC as system clock

NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 18. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
F_{SIRC}	SIRC target frequency	—	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	—	± 3	% F_{SIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	—	± 3.3	% F_{SIRC}
T_{Startup}	Startup time	—	9	12.5	μs^1

1. Startup time is defined as the time between clock enablement and clock availability for system use.

Table 23. QuadSPI electrical specifications

FLASH PORT	Sym	Unit	FLASH A										FLASH B					
			RUN ¹						HSRUN ¹						RUN/HSRUN ²			
			SDR						SDR						SDR		DDR ³	
			Internal Sampling		Internal DQS				Internal Sampling		Internal DQS				Internal Sampling		External DQS	
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		Extrenal DQS	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Register Settings																		
MCR[DDR_EN]		-	0		0		0		0		0		0		0		1	
MCR[DQS_EN]		-	0		1		1		0		1		1		0		1	
MCR[SCLKCFG[0]]		-	-		1		0		-		1		0		-		-	
MCR[SCLKCFG[1]]		-	-		1		0		-		1		0		-		-	
MCR[SCLKCFG[2]]		-	-		-		-		-		-		-		-		0	
MCR[SCLKCFG[3]]		-	-		-		-		-		-		-		-		0	
MCR[SCLKCFG[5]]		-	-		-		-		-		-		-		-		1	
SMPR[FSPHS]		-	0		1		0		0		1		0		0		0	
SMPR[FSDLY]		-	0		0		0		0		0		0		0		0	
SOCCR [SOCCFG[7:0]]			-		0		23		-		0		30		-		-	
SOCCR[SOCCFG[15:8]]		-	-		-		-		-		-		-		-		30	
FLSHCR[TDH]		-	0x00		0x00		0x00		0x00		0x00		0x00		0x00		0x01	
Timing Parameters																		
SCK Clock Frequency	f _{SCK}	MHz	-	38	-	64	-	48	-	40	-	80	-	50	-	20	-	20 ⁴
SCK Clock Period	t _{SCK}	ns	-	-	1/f _{SCK}	-	50.0	-	50.0 ⁴	-	-							

Table continues on the next page...

Table 23. QuadSPI electrical specifications (continued)


FLASH PORT	Sym	Unit	FLASH A												FLASH B					
			RUN ¹						HSRUN ¹						RUN/HSRUN ²					
			SDR						SDR						SDR			DDR ³		
			Internal Sampling			Internal DQS			Internal Sampling			Internal DQS			Internal Sampling			External DQS		
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		Extrenal DQS			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
SCK Duty Cycle	t _{SDC}	ns																		
Data Input Setup Time	t _{SI}	ns	15	-	2.5	-	10	-	14	-	1.5	-	6	-	25	-	-2	-		
Data Input Hold Time	t _{HI}	ns			1	-	1	-	0	-	1	-	1	-	0	-	0	-		
Data Output Valid Time	t _{OV}	ns	-	4.5	-	4.5	-	4.5	-	4	-	4	-	4	-	10	-	10		
Data Output In-Valid Time	t _{IV}	ns	5	-	5	-	5	-	5	-	3 ⁵	-	5	-	5	-	5	-		
CS to SCK Time ⁶	t _{cssck}	ns	5	-	5	-	5	-	5	-	5	-	5	-	10	-	10	-		
SCK to CS Time ⁷	t _{sckcs}	ns	5	-	5	-	5	-	5	-	5	-	5	-	5	-	5	-		
Output Load		pf	25		25		25		25		25		25		25		25			

1. See Reference Manual for details on mode settings
2. See Reference Manual for details on mode settings
3. Valid for HyperRAM only
4. RWDS(External DQS CLK) frequency
5. For operating frequency \leq 64 Mhz, Output invalid time is 5 ns.
6. Program register value QuadSPI_FLSHCR[TCSS] = 4'h2
7. Program register value QuadSPI_FLSHCR[TCSH] = 4'h1

Table 24. 12-bit ADC operating conditions (continued)



Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C_{P2}	Analog Bus Capacitance		—	—	4	pF	
C_S	Sampling capacitance		—	4	5	pF	
f_{ADCK}	ADC conversion clock frequency	Normal usage	2	40	50	MHz	4, 5
f_{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁶ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	7, 8
		ADC hardware averaging set to 32. ⁶ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	7, 8

1. Typical values assume $V_{DDA} = 5$ V, Temp = 25 °C, $f_{ADCK} = 40$ MHz, $R_{AS}=20 \Omega$, and $C_{AS}=10$ nF unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA} , and V_{REFL} is internally tied to V_{SS} . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
4. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
5. ADC conversion will become less reliable above maximum frequency.
6. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
7. Numbers based on the minimum sampling time of 275 ns.
8. For guidelines and examples of conversion rate calculation, see the *Reference Manual* or download the ADC calculator tool.

**Figure 13. ADC input impedance equivalency diagram**

Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit	
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	$f_{\text{periph}}^{3, 4}$	Peripheral Frequency	Slave	-	40	-	40	-	56	-	56	-	8	-	8	MHz	
			Master	-	40	-	40	-	56	-	56	-	8	-	8		
			Master Loopback ⁵	-	40	-	48	-	48	-	48	-	8	-	8		
			Master Loopback(Slow) ⁶	-	48	-	48	-	48	-	48	-	8	-	8		
2	t_{SPSCK}	SPSCK period	Slave	-	10	-	10	-	14	-	14	-	4	-	4	ns	
			Master	-	10	-	10	-	14	-	14	-	4	-	4		
			Master Loopback ⁵	-	20	-	12	-	24	-	12	-	4	-	4		
			Master Loopback(slow) ⁶	-	12	-	12	-	12	-	12	-	4	-	4		
3	t_{Lead}^7	Enable lead time (PCS to SPSCK delay)	Slave	-	-	-	-	-	-	-	-	-	-	-	-	ns	

Table continues on the next page...

**Figure 18. LPSPI master mode timing (CPHA = 0)****Figure 19. LPSPI master mode timing (CPHA = 1)**




Figure 23. SAI Timing — Slave modes

6.5.6 Ethernet AC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.


- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Table 32. MII signal switching specifications

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns

Table 36. Trace specifications (continued)

	Symbol	Description	RUN Mode			HSRUN Mode		VLPR Mode	Unit
Trace on fast pads	f_{TRACE}	Max Trace frequency	80	48	40	74.667	80	4	MHz
	t_{DVO}	Data Output Valid	4	4	4	4	4	20	ns
	t_{DIV}	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
Trace on slow pads	f_{TRACE}	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
	t_{DVO}	Data Output Valid	8	8	8	8	8	20	ns
	t_{DIV}	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns

**Figure 31. TRACE CLKOUT specifications**

6.6.3 JTAG electrical specifications




Figure 32. Test clock input timing




Figure 33. Boundary scan (JTAG) timing




Figure 34. Test Access Port timing

7 Thermal attributes

7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

7.2 Thermal characteristics