# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	-
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/ps32k144uat0vlla

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Feature comparison





# 2 Feature comparison

The following figure summarizes the memory and package options for the S32K product series and demonstrates where this device fits within the overall series. All devices which share a common package are pin-to-pin compatible.

# 3.2 Ordering information

	F/P	S32	Κ	1	0	0	Х	Y	F0	Μ	LC	R
Product status Product type/brand												
Product line												
Series/Family (including generation) Core platform/ Performance												
Memory size												
Ordering option 1: Letter												
Ordering option 2: Letter												
Fab and Mask rev. letter												
Temperature												
Package												
Tape and Reel												

#### **Product status**

P: Prototype

F: Qualified ordering P/N

Product type/brand S32: Automotive 32-bit MCU

Product line K: ARM Cortex MCUs M: MagniV/Mixed Signal

Series/Family 1: 1st product series

## 2: 2nd product series

#### Core platform/Performance

1: ARM Cortex M0+ 4: ARM Cortex M4F

#### Memory size

	2	4	6	8
M0+	32 K	64 K	128 K	256 K
M4F	256 K	512 K	1 M	2 M

#### Ordering option

X: Speed

- B: 48 MHz without DMA (only for S32K11x) L: 48 MHz with DMA (only for S32K11x) M: 64 MHz H: 80 MHz U: 112 MHz
- Y: Optional feature
- N: No/None R: Max. RAM
- F: CAN-FD and FlexIO including max. RAM
- S: Security including max. RAM
- A: CAN-FD, FlexIO, and Security including max. RAM
- E: Ethernet and audio including max. RAM
- J: CAN FD, FlexIO, Security, Ethernet and audio including max. RAM

#### Fab and Mask rev. letter

Fx: ATMC Tx: GF XX: Flex #

x0: 1st fab revision x1: 2nd fab revision

## Figure 4. Ordering information

#### Temperature

C: -40C to 85C V: -40C to 105C M: -40C to 125C

#### Package

Pins	LQFP	LQFP -EP	QFN	BGA
32	LC	-	FM	-
48	LF	KF	FT	-
64	LH	кн	-	-
100	LL	-	-	мн
144	LQ	-	-	-
176	LU	-	-	-

Tape and Reel

T: Trays and Tubes R: Tape and Reel

# 4.3 Thermal operating characteristics

# Table 3. Thermal operating characteristics for 64 LQFP, 100 LQFP, and 100 MAP-BGApackages.

Symbol	Parameter	Value			Unit
		Min.	Тур.	Max.	
T <sub>A C-Grade Part</sub>	Ambient temperature under bias	-40	—	85 <sup>1</sup>	°C
T <sub>J C-Grade Part</sub>	Junction temperature under bias	-40	—	105 <sup>1</sup>	°C
T <sub>A V-Grade Part</sub>	Ambient temperature under bias	-40	—	105 <sup>1</sup>	°C
T <sub>J V-Grade Part</sub>	Junction temperature under bias	-40	—	125 <sup>1</sup>	°C
T <sub>A M-Grade Part</sub>	Ambient temperature under bias	-40	—	125 <sup>2</sup>	°C
T <sub>J M-Grade Part</sub>	Junction temperature under bias	-40	_	135 <sup>2</sup>	°C

1. Values mentioned are measured at  $\leq$  112 MHz in HSRUN mode.

2. Values mentioned are measured at  $\leq$  80 MHz in RUN mode.

- No trace exceeding 1 mm from the protection to the trace or to the ground.
- The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).
- The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.



\*Note: VSSA and VSS are shorted at package level

## Figure 6. Power diagram

# 4.5 LVR, LVD and POR operating requirements

## Table 5. V<sub>DD</sub> supply LVR, LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Rising and falling $V_{DD}$ POR detect voltage	1.1	1.6	2.0	V	
V <sub>LVR</sub>	LVR falling threshold (RUN, HSRUN, and STOP modes)	2.50	2.58	2.7	V	
V <sub>LVR_HYST</sub>	LVR hysteresis	—	45	—	mV	1
V <sub>LVR_LP</sub>	LVR falling threshold (VLPS/VLPR modes)	1.97	2.22	2.44	V	

Table continues on the next page...

I/O parameters



The midpoint is  $V_{IL}$  +  $(V_{IH} - V_{IL})/2$ .

Figure 7. Input signal measurement reference

# 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	_	ns	3
WFRST	RESET input filtered pulse	_	100	ns	4
WFRST	RESET input not filtered pulse	100		ns	

Table 8. General switching specifications

 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.

# 5.3 DC electrical specifications at 3.3 V Range

### Table 9. DC electrical specifications at 3.3 V Range

Symbol	Parameter		Value		Unit	Notes
		Min.	Тур.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	2.7	3.3	4	V	1
V <sub>ih</sub>	Input Buffer High Voltage	$0.7 \times V_{DD}$	—	V <sub>DD</sub> + 0.3	V	2
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3	—	$0.3 \times V_{DD}$	V	3
V <sub>hys</sub>	Input Buffer Hysteresis	$0.06 \times V_{DD}$	—	—	V	
loh_Standard	I/O current source capability measured when pad = $(V_{DDE} - 0.8 V)$	3.5	_	_	mA	

Table continues on the next page...

Symbol	Parameter	Value			Unit	Notes
		Min.	Тур.	Max.	1	
lol_Standard	I/O current sink capability measured when pad = 0.8 V	3	_	_	mA	
Ioh_Strong	I/O current source capability measured when pad = $(V_{DDE} - 0.8 V)$	14	_	—	mA	4
Iol_Strong	I/O current sink capability measured when pad = 0.8 V	12		_	mA	5
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temper	ature range a	at V <sub>DD</sub> = 3.3	V		6
	All pins other than high drive port pins		0.005	0.5	μA	
	High drive port pins <sup>7</sup>		0.010	0.5	μA	
R <sub>PU</sub>	Internal pullup resistors	20		60	kΩ	8
R <sub>PD</sub>	Internal pulldown resistors	20		60	kΩ	9

## Table 9. DC electrical specifications at 3.3 V Range (continued)

- 1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- 2. For reset pads, same  $V_{ih}$  levels are applicable
- 3. For reset pads, same  $V_{il}$  levels are applicable
- 4. The value given is measured at high drive strength mode. For value at low drive strength mode see the loh\_Standard value given above.
- 5. The value given is measured at high drive strength mode. For value at low drive strength mode see the lol\_Standard value given above.
- 6. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to S32K144\_IO\_Signal\_Description\_Input\_Multiplexing.xlsx attached with the *Reference Manual*.
- 7. When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
- 8. Measured at input  $V = V_{SS}$
- 9. Measured at input  $V = V_{DD}$

## 5.4 DC electrical specifications at 5.0 V Range

#### Table 10. DC electrical specifications at 5.0 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Тур.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	4	_	5.5	V	
V <sub>ih</sub>	Input Buffer High Voltage	$0.65 \times V_{DD}$		V <sub>DD</sub> + 0.3	V	1
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3	_	0.35 x V <sub>DD</sub>	V	2
V <sub>hys</sub>	Input Buffer Hysteresis	0.06 x V <sub>DD</sub>	_	—	V	
loh_Standard	I/O current source capability measured when pad = (V <sub>DDE</sub> - 0.8 V)	5		_	mA	
lol_Standard	I/O current sink capability measured when pad = 0.8 V	5	—		mA	

Table continues on the next page...

### S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

Table 10.	DC electrical s	pecifications a	at 5.0 V	Range	(continued)	
-----------	-----------------	-----------------	----------	-------	-------------	--

Symbol	Parameter		Value			Notes
		Min.	Тур.	Max.		
loh_Strong	I/O current source capability measured when $pad = V_{DDE} - 0.8 V$	20	_	_	mA	3, 4
lol_Strong	I/O current sink capability measured when pad = 0.8 V	20	_		mA	4, 5
IOHT	Output high current total for all ports	—	_	100	mA	
IIN	Input leakage current (per pin) for full	temperature	e range at V <sub>D</sub>	<sub>D</sub> = 5.5 V		6
	All pins other than high drive port pins		0.005	0.5	μA	•
	High drive port pins		0.010	0.5	μA	
R <sub>PU</sub>	Internal pullup resistors	20		50	kΩ	7
R <sub>PD</sub>	Internal pulldown resistors	20		50	kΩ	8

- 1. For reset pads, same  $V_{ih}$  levels are applicable
- 2. For reset pads, same V<sub>il</sub> levels are applicable
- 3. The value given is measured at high drive strength mode. For value at low drive strength mode see the loh\_Standard value given above.
- 4. The strong pad I/O pin is capable of switching a 50 pF load at up to 40 MHz.
- 5. The value given is measured at high drive strength mode. For value at low drive strength mode see the lol\_Standard value given above.
- 6. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144\_IO\_Signal\_Description\_Input\_Multiplexing.xlsx* attached with the *Reference Manual*.
- 7. Measured at input  $V = V_{SS}$
- 8. Measured at input  $V = V_{DD}$

## 5.5 AC electrical specifications at 3.3 V range

Table 11. AC electrical s	specifications a	t 3.3 V Range
---------------------------	------------------	---------------

Symbol	DSE	Rise tii	ne (nS) <sup>1</sup>	Fall time (nS) <sup>1</sup>		Capacitance (pF) <sup>2</sup>
		Min.	Max.	Min.	Max.	
Standard	NA	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
Strong	0	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
	1	2.0	5.8	1.8	6.1	25
		2.8	8.0	2.6	8.3	50
		7.0	20.7	6.0	22.4	200

- 1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
- 2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

Symbol	Description <sup>1</sup>	Min.	Тур.	Max.	Unit	Notes		
t <sub>eewr16b64k</sub>	48 KB EEPROM backup	—	475	2000	μs			
	64 KB EEPROM backup							
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	_	360	2000	μs			
t <sub>eewr32b32k</sub>	32-bit write to FlexRAM execution time:	_	630	2000	μs	3, 4		
t <sub>eewr32b48k</sub>	32 KB EEPROM backup	—	720	2125	μs			
t <sub>eewr32b64k</sub>	48 KB EEPROM backup	_	810	2250	μs			
	64 KB EEPROM backup							
t <sub>quickwr</sub>	wr 32-bit Quick Write execution time : Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write)							
	1st 32-bit write	—	200	550	μs	5, 6		
	<ul> <li>2nd through Next to Last (Nth-1) 32-bit</li> </ul>	—	150	550	μs			
	write	_	200	550	μs			
	<ul> <li>Last (Nth) 32-bit write (time for write only, not cleanup)</li> </ul>							
t <sub>quickwr</sub> Clnup	Quick Write Cleanup execution time			(Number of Quick Writes) * 2.0	ms	7		

Table 21. Flash command timing specifications (continued)

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For all EEPROM Emulation terms, the specified timing shown assumes previous record clean up has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 No EEPROM issues detected.
- 4. 'First time' EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
- 5. For 'Typ.', only after the Nth write completes will any data will be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power or reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write may take up to 550 µs as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

## NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

## 6.3.1.2 Reliability specifications

## Table 22. NVM reliability specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	When using as Program	and Data	Flash			

Table continues on the next page ...





# 6.4 Analog modules

## 6.4.1 ADC electrical specifications

## 6.4.1.1 12-bit ADC operating conditions Table 24. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
ΔV <sub>DDA</sub>	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-0.1	0	+0.1	V	2
V <sub>REFH</sub>	ADC reference voltage high		See Voltage and current operating requirements for values	V <sub>DDA</sub>	See Voltage and current operating requirements for values	V	3
V <sub>REFL</sub>	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	3
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
R <sub>S</sub>	Source impedendance	f <sub>ADCK</sub> < 4 MHz	_	—	5	kΩ	
R <sub>SW1</sub>	Channel Selection Switch Impedance		_	-0.75	1.2	kΩ	
R <sub>AD</sub>	Sampling Switch Impedance		—	2	5	kΩ	
C <sub>P1</sub>	Pin Capacitance			10	_	pF	

Table continues on the next page ...

S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

**Communication modules** 



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

## Figure 19. LPSPI master mode timing (CPHA = 1)

**Communication modules** 



#### **⊬(6)**► 8 7 BIT 6. LSB IN MSB IN (INPUT)

Figure 21. LPSPI slave mode timing (CPHA = 1)

#### LPI2C electrical specifications 6.5.3

See General AC specifications for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the Reference Manual.

MOSI

#### **Communication modules**



Figure 22. SAI Timing — Master modes

Symbol	Description	Min.	Max.	Unit		
—	Operating voltage	2.97	3.6	V		
S13	SAI_BCLK cycle time (input)	80	—	ns		
S14 <sup>1</sup>	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period		
S15	SAI_RXD input setup before SAI_BCLK	8	_	ns		
S16	SAI_RXD input hold after SAI_BCLK	2	_	ns		
S17	SAI_BCLK to SAI_TXD output valid	—	28	ns		
S18	SAI_BCLK to SAI_TXD output invalid	0	—	ns		
S19	SAI_FS input setup before SAI_BCLK	8	_	ns		
S20	SAI_FS input hold after SAI_BCLK	2	_	ns		
S21	SAI_BCLK to SAI_FS output valid	—	28	ns		
S22	SAI_BCLK to SAI_FS output invalid	0	_	ns		

## Table 31. Slave mode timing specifications

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI\_BCLK input. Any change in SAI\_BCLK duty cycle input must be taken care during the board design or by the master timing.

**Communication modules** 



Figure 23. SAI Timing — Slave modes

# 6.5.6 Ethernet AC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
—	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

Table 32. MII signal switching specifications

# Table 33. RMII signal switching specifications (continued)

Symbol	Description	Min.	Max.	Unit
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	2	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid		15	ns



## Figure 26. RMII receive diagram





The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- MDIO pin must have external Pull-up.

## Table 34. MDIO timing specifications

Symbol	Description	Min.	Max.	Unit
_	MDC Clock Frequency		2.5	MHz

Table continues on the next page...

**Debug modules** 

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	—	ns
MDC4	MDIO (input) to MDC rising edge hold	0	—	ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)		25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10		ns







## 6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

# 6.6 Debug modules

## 6.6.1 SWD electrical specofications

Symbol	Description		Run	Mode			HSRU	IN Mode			VLPR	Mode		Unit
		5.0	V IO	3.3 \	/ 10	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	1
		Min.	Max.	1										
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	ns										
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	ns										
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns

# Table 35. SWD electrical specifications



Figure 29. Serial wire clock input timing



Figure 30. Serial wire data timing

## 6.6.2 Trace electrical specifications

The following table describes the Trace electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

	Symbol	Description	RUN Mode			Description RUN Mode HSRUN			Unit
_	Fsys	System frequency	80	48	40	112	80	4	MHz

Table 36.	Trace s	pecifications
-----------	---------	---------------

Table continues on the next page...

S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary





# 7 Thermal attributes

# 7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

## NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

# 7.2 Thermal characteristics

## Table 38. Thermal characteristics for the 64/100/144/176-pin LQFP package

Γ	Rating	Conditions	Symbol	Packages	Values					Unit
					S32K11x	S32K142	S32K144	S32K146	S32K148	1
ľ	Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Single layer board (1s)	R <sub>θJA</sub>	64	TBD	61	61	59	NA	°C/W
				100	TBD	53	52	21	NA	°C/W
				144	TBD	NA	NA	51	44	°C/W
				176	TBD	NA	NA	NA	42	°C/W
	Thermal resistance, Junction to Ambient (Natural Convection) <sup>1</sup>	Two layer board (1s1p)	R <sub>eJA</sub>	64	TBD	45	45	44	NA	°C/W
				100	TBD	42	42	40	NA	°C/W
				144	TBD	NA	NA	44	37	°C/W
2				176	TBD	NA	NA	NA	36	°C/W
	Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Four layer board (2s2p)	R <sub>eja</sub>	64	TBD	43	43	41	NA	°C/W
1vv Data Sheet Rev 4				100	TBD	40	40	39	NA	°C/W
				144	TBD	NA	NA	42	36	°C/W
				176	TBD	NA	NA	NA	35	°C/W
	Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Single layer board (1s)	R <sub>θJMA</sub>	64	TBD	49	49	48	NA	°C/W
				100	TBD	43	42	41	NA	°C/W
				144	TBD	NA	NA	42	36	°C/W
				176	TBD	NA	NA	NA	34	°C/W
	Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1</sup>	Two layer board (1s1p)	R <sub>θJMA</sub>	64	TBD	38	38	37	NA	°C/W
				100	TBD	35	35	34	NA	°C/W
i				144	TBD	NA	NA	37	31	°C/W
				176	TBD	NA	NA	NA	30	°C/W
	Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Four layer board (2s2p)	R <sub>θJMA</sub>	64	TBD	36	36	35	NA	°C/W
				100	TBD	34	34	33	NA	°C/W
				144	TBD	NA	NA	36	30	°C/W
				176	TBD	NA	NA	NA	29	°C/W
Γ	Thermal resistance, Junction to Board <sup>4</sup>	—	R <sub>θJB</sub>	64	TBD	25	25	23	NA	°C/W
				100	TBD	25	25	24	NA	°C/W
				144	TBD	NA	NA	30	24	°C/W
				176	TBD	NA	NA	NA	24	°C/W

Table continues on the next page...

61

## Table 39. Thermal characteristics for the 100 MAPBGA package

Rating	Conditions	Symbol	Values			Unit
			S32K146	S32K144	S32K148	1
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Single layer board (1s)	$R_{ extsf{ heta}JA}$	57.2	61.0	52.5	°C/W
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2, 3</sup>	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	32.1	35.6	27.5	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 2, 3</sup>	Single layer board (1s)	R <sub>0JMA</sub>	44.1	46.6	39.0	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Two layer board (2s2p)	R <sub>θJMA</sub>	27.2	30.9	22.8	°C/W
Thermal resistance, Junction to Board <sup>4</sup>	—	$R_{\theta JB}$	15.3	18.9	11.2	°C/W
Thermal resistance, Junction to Case <sup>5</sup>	—	R <sub>θJC</sub>	10.2	14.2	7.5	°C/W
Thermal resistance, Junction to Package Top outside center <sup>6</sup>	—	ΨJT	0.2	0.4	0.2	°C/W
Thermal resistance, Junction to Package Bottom outside center <sup>7</sup>	—	ΨJB	12.2	15.9	18.3	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

06/2017