



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	29
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1008 × 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	32-SDIP (0.400", 10.16mm)
Supplier Device Package	32-SDIP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f334kp-g-sh-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

Product Line-up	4
Packages and Corresponding Products	6
Differences Among Products and Notes On	
Product Selection	7
Pin Assignment	8
Pin Description	10
I/O Circuit Type	14
Notes On Device Handling	16
Pin Connection	16
Block Diagram	18
CPU Core	18
I/O Мар	20
Interrupt Source Table	26
Electrical Characteristics	27
Absolute Maximum Ratings	27
Recommended Operating Conditions	
DC Characteristics	
AC Characteristics	

Clock Timing	33
Source Clock/Machine Clock	35
External Reset	37
Power-on Reset	37
Peripheral Input Timing	38
LIN-UART Timing	39
Low-voltage Detection	44
I2C Timing	46
UART/SIO, Serial I/O Timing	49
MPG Input Timing	50
A/D Converter	50
A/D Converter Electrical Characteristics	50
Notes on Using the A/D Converter	51
Definitions of A/D Converter Terms	52
Flash Memory Write/Erase Characteristics	55
Sample Characteristics	56
Mask Options	61
Ordering Information	62
Package Dimension	63



1. Product Line-up

Part number						
	MB95F332H	MB95F333H	MB95F334H	MB95F332K	MB95F333K	MB95F334K
Parameter						
Туре			Flash mem	ory product		
Clock supervisor counter	It supervises the m	ain clock oscillatior	1.			
Program ROM ca- pacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte
RAM capacity	240 bytes	496 bytes	1008 bytes	240 bytes	496 bytes	1008 bytes
Low-voltage detection reset		No			Yes	
Reset input		Dedicated		Ś	Selected by softwar	е
CPU functions	Number of basic in Instruction bit lengt Instruction length Data bit length Minimum instructio Interrupt processin	structions th n execution time g time	: 136 : 8 bits : 1 to 3 byt : 1, 8 and 7 : 61.5 ns (v : 0.6 µs (w	es 6 bits vith machine clock = th machine clock =	= 16.25 MHz) 16.25 MHz)	
General-purpose I/O	I/O ports (Max): 28 CMOS I/O: 25 N-ch open drain: 3			I/O ports (Max): 29 CMOS I/O: 25 N-ch open drain: 4		
Time-base timer	Interrupt cycle: 0.2	56 ms to 8.3 s (whe	en external clock = 4	1 MHz)		
Hardware/software watchdog timer	Reset generation of Main oscillation clo The sub-CR clock	cycle ock at 10 MHz: 105 can be used as the	ms (Min) source clock of the	hardware watchdo	g timer.	
Wild register	It can be used to re	eplace three bytes o	of data.			
LIN-UART	A wide range of co Clock-synchronous The LIN function c	mmunication speed s serial data transfe an be used as a LIN	ls can be selected b r and clock-asynchi N master or a LIN sl	by a dedicated reloa onous serial data tr ave.	id timer. ansfer is enabled.	
8/10-bit A/D con-	8 channels					
verter	8-bit resolution and	d 10-bit resolution c	an be chosen.			
	2 channels					
8/16-bit composite timer	The timer can be co It has built-in timer fu Count clock: it can b It can output squar	nfigured as an "8-bit nction, PWC function, pe selected from inter re wave.	timer x 2 channels" of PWM function and in mal clocks (seven typ	or a "16-bit timer x 1 c out capture function. bes) and external cloc	channel". oks.	
External	10 channels					
interrupt	Interrupt by edge c It can be used to w	letection (The rising ake up the device f	edge, falling edge, rom different stand	or both edges can by modes.	be selected.)	
On-chip debug	1-wire serial contro It supports serial w	ol rriting. (asynchronol	us mode)			



2. Packages and Corresponding Products

Part number Package	MB95F332H	MB95F332K	MB95F333H	MB95F333K	MB95F334H	MB95F334K
FPT-32P-M30	0	0	0	0	0	0
DIP-32P-M06	0	0	0	0	0	0
LCC-32P-M19	0	0	0	0	0	0

O: Available

3. Differences Among Products and Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "Electrical Characteristics.

Package

For details of information on each package, see "Packages and Corresponding Products" and "Package Dimension".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "Electrical Characteristics".

For details of the operating voltage, see Electric

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and one serial wire be connected to an evaluation tool.



5. Pin Description

Pin	no.		I/O					
LQFP32* ¹ & QFN32* ²	SH-DIP32* ³	name	circuit type* ⁴	Function				
		PG2		General-purpose I/O port				
1	5	X1A	С	Subclock I/O oscillation pin				
		SNI2	-	Trigger input pin for the position detection function of the MPG waveform se- quencer				
		PG1		General-purpose I/O port				
2	6	X0A	С	Subclock input oscillation pin				
		SNI1 V _{CC} —		Trigger input pin for the position detection function of the MPG waveform se- quencer				
3	7	V_{CC}		Power supply pin				
4	8	С		Capacitor connection pin				
		P67		General-purpose I/O port High-current pin				
5	9	PPG21	D	8/16-bit PPG ch. 2 output pin				
		TRG1		16-bit PPG ch. 1 trigger input pin				
		OPT5		MPG waveform sequencer output pin				
		P66		General-purpose I/O port High-current pin				
6	10	PPG20	D	8/16-bit PPG ch. 2 output pin				
		PPG1		16-bit PPG ch. 1 output pin				
		OPT4		MPG waveform sequencer output pin				
_		P65	-	General-purpose I/O port High-current pin				
7	11	PPG11	D	8/16-bit PPG ch. 1 output pin				
		OPT3		MPG waveform sequencer output pin				
		P64		General-purpose I/O port High-current pin				
8	12	PPG20 D High-current pin PPG20 D 8/16-bit PPG ch. 2 ou PPG1 16-bit PPG ch. 1 outp OPT4 MPG waveform sequ P65 General-purpose I/O PPG11 8/16-bit PPG ch. 1 outp OPT3 MPG waveform sequ P64 General-purpose I/O PFG10 8/16-bit composite time 0PT2 MPG waveform sequ		8/16-bit composite timer ch. 1 clock input pin				
	8 12			8/16-bit PPG ch. 1 output pin				
				MPG waveform sequencer output pin				
		P63		General-purpose I/O port High-current pin				
9	13	TO11	D	8/16-bit composite timer ch. 1 output pin				
		PPG01		8/16-bit PPG ch. 0 output pin				
		OPT1		MPG waveform sequencer output pin				





Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

■ RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.





9. Block Diagram



10. CPU Core

Memory Space

The memory space of the MB95330H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95330H Series are shown below.



Memory Maps





Address	Register abbreviation	Register name	R/W	Initial value
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9D _H	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9E _H	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	11111111 _B
0F9F _H	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	11111111 _B
0FA0 _H	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA1 _H	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA2 _H	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	11111111 _B
0FA3 _H	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	11111111 _B
0FA4 _H	PPGS	8/16-bit PPG startup register	R/W	00000000 _B
0FA5 _H	REVC	8/16-bit PPG output reverse register	R/W	00000000 _B
0FA6 _H	PPS21	8/16-bit PPG21 cycle setting buffer register ch. 2	R/W	11111111 _B
0FA7 _H	PPS20	8/16-bit PPG20 cycle setting buffer register ch. 2	R/W	11111111 _B
0540	TMRH1	16-bit timer register (upper) ch. 1		0000000
UFA8H	TMRLRH1	16-bit reload register (upper) ch. 1	- R/W	0000000 _B
0540	TMRL1	16-bit timer register (lower) ch. 1		0000000
0FA9 _H	TMRLRL1	16-bit reload register (lower) ch. 1	- R/W	0000000 _B
0FAA _H	PDS21	8/16-bit PPG21 duty setting buffer register ch. 2	R/W	11111111 _B
0FAB _H	PDS20	8/16-bit PPG20 duty setting buffer register ch. 2	R/W	11111111 _B
0FAC _H to 0FAF _H	_	(Disabled)	_	_
0FB0 _H	PDCRH1	16-bit PPG down counter register (upper) ch. 1	R	00000000 _B
0FB1 _H	PDCRL1	16-bit PPG down counter register (lower) ch. 1	R	00000000 _B
0FB2 _H	PCSRH1	16-bit PPG cycle setting buffer register (upper) ch. 1	R/W	11111111 _B
0FB3 _H	PCSRL1	16-bit PPG cycle setting buffer register (lower) ch. 1	R/W	11111111 _B
0FB4 _H	PDUTH1	16-bit PPG duty setting buffer register (upper) ch. 1	R/W	11111111 _B
0FB5 _H	PDUTL1	16-bit PPG duty setting buffer register (lower) ch. 1	R/W	11111111 _B



- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: This value becomes 2.88 V when the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



13.4.2 Source Clock/Machine Clock

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = –40°C to +85°C)

Deremeter	Symbol	Pin	Value			l lmit	Bomorko
Farameter	Symbol	name Min Typ Max Unit		Unit	Relliaiks		
			61.5	_	2000	ns	When the main external clock is used Min: F_{CH} = 32.5 MHz, divided by 2 Max: F_{CH} = 1 MHz, divided by 2
Source clock cy- cle time* ¹	t _{SCLK}	_	80	_	1000	ns	When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz
			_	61	_	μs	When the sub-oscillation clock is used F _{CL} = 32.768 kHz, divided by 2
Source clock cy- cle time* ¹ Source clock fre- quency Machine clock cy- cle time* ² (minimum instruc- tion execution time)				20		μs	When the sub-CR clock is used F_{CRL} = 100 kHz, divided by 2
	E		0.5	—	16.25	MHz	When the main oscillation clock is used
Source clock fro	г _{SP}		1	—	12.5	MHz	When the main CR clock is used
quency		—	_	16.384	_	kHz	When the sub-oscillation clock is used
	F _{SPL}		_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F_{SP} = 16.25 MHz, no division Max: F_{SP} = 0.5 MHz, divided by 16
Machine clock cy- cle time* ²			80	_	16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16
tion execution time)	^I MCLK		61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	E		0.031	—	16.25	MHz	When the main oscillation clock is used
Machine clock fro	MP		0.0625	—	12.5	MHz	When the main CR clock is used
quency		—	1.024	—	16.384	kHz	When the sub-oscillation clock is used
	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz

*1: This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.

Main clock divided by 2

Main CR clock

Subclock divided by 2

Sub-CR clock divided by 2

*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16



13.4.3 External Reset

(V_{CC} = 5.0 V \pm 10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Paramotor	Symbol	Value		Unit	Pomarks		
Falameter	Symbol	Min	Мах	Unit	Remarks		
		2 t _{MCLK} *1	_	ns	In normal operation		
RST "L" level pulse width	t _{rstl}	Oscillation time of the oscillator* 2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on		
		100	_	μs	In time-base timer mode		

*1: See "(2) Source Clock/Machine Clock" for t_{MCLK}.

*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



13.4.4 Power-on Reset

(V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Paramotor	Symbol	Condition	Va	ue Unit		Pomarke
Faidilielei	Symbol	Condition	Min	Мах	Unit	Rellidiks
Power supply rising time	t _R	_		50	ms	
Power supply cutoff time	t _{OFF}	—	1	_	ms	Wait time until power-on









13.4.8 I²C Timing

			(V _{CC} = 5.0 V±	10%, A\	V _{SS} = V _S	_{SS} = 0.0	V, T _A =	-40°C
Parameter	Symbol	Pin name	Condition	Sta dard-	an- mode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{hd;sta}	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	t _{LOW}	SCL		4.7	—	1.3	_	μs
SCL clock "H" width	t _{HIGH}	SCL		4.0	—	0.6		μs
(Repeated) START condition hold time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SU;STA}	SCL, SDA	R = 1.7 kQ	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t _{HD;DAT}	SCL, SDA	$C = 50 \text{ pF}^{*1}$	0	3.45 ^{*2}	0	0.9 ^{*3}	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SU;DAT}	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SU;STO}	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	t _{BUF}	SCL, SDA		4.7	_	1.3	_	μs

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.

*3: A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.







13.4.10 MPG Input Timing

-	-		(V _{CC} = 5.	0 V±10%, /	$AV_{SS} = V_{SS}$	_S = 0.0	V, T _A = −40°C
Parameter	Symbol	Pin name	Condition	Value		l lmit	Domoriko
	Symbol			Min	Max	Unit	Remarks
Input pulse width	t _{TIWH} t _{TIWL}	SNI0 to SNI2, DTTI	_	4 t _{MCLK}	_	ns	



13.5 **A/D** Converter

A/D Converter Electrical Characteristics 13.5.1

```
(V<sub>CC</sub> = 4.0 V to 5.5 V, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = –40°C to +85°C)
```

Parameter	Symbol	Value			Unit	Pomarke
		Min	Тур	Max	Unit	Reillarks
Resolution		—	—	10	bit	
Total error		-3	—	+3	LSB	
Linearity error		-2.5	—	+2.5	LSB	
Differential linear error		-1.9	—	+1.9	LSB	
Zero transition voltage	V _{OT}	V _{SS} – 1.5 LSB	V _{SS} + 0.5 LSB	V _{SS} + 2.5 LSB	V	



14. Sample Characteristics

Power supply current temperature characteristics

















 $I_{CCMCR}-T_A \\ V_{CC}=5.5~V~F_{MP}=1,~8,~10,~12.5~MHz~(no~division) \\ Main~clock~mode~with~the~main~CR~clock~operating$









Output voltage characteristics

















Document History

Document Title: MB95F332H/F332K/F333H/F333K/F334H/F334K F ² MC-8FX MB95330H Series 8-bit Microcontrollers Document Number: 002-07522								
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	-	AKIH	04/12/2010	Migrated to Cypress and assigned document number 002-07522. No change to document contents or format.				
*A	5181238	AKIH	04/04/2016	Updated to Cypress template				