



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	Obselvts
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	29
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1008 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f334kpmc-g-sne2




Part number												
	MB95F332H	MB95F333H	MB95F334H	MB95F332K	MB95F333K	MB95F334K						
Parameter												
	1 channel											
UART/SIO	It has a full duplex of tection function. It uses the NRZ typ LSB-first data trans	Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error deection function. It uses the NRZ type transfer format.  SB-first data transfer and MSB-first data transfer are available to use. Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.										
	1 channel											
l <sup>2</sup> C	It has a bus error fu It also has functions	flaster/slave transmission and receiving has a bus error function, an arbitration function, a transmission direction detection function and a wake-up function. also has functions of generating and detecting repeated START conditions.										
	3 channels											
8/16-bit PPG	Each channel of PF The counter operat		two 8-bit PPG char elected from eight cl		-bit PPG channel.							
16-bit PPG	PWM mode and on The counter operat It supports external It can work indeper	ing clock can be se trigger start.	elected from eight cl									
16-bit reload timer	Two clock modes a It can output square Count clock: it can b Two counter operal It can work indeper	e waveform. e selected from inter ting modes: reload	nal clocks (seven typ	es) and external clock	cks.							
Multi-pulse genera- tor (for DC motor control)	16-bit PPG timer: 1 16-bit reload timer of Event counter: 1 ch Waveform sequence	operations: toggle o annel	output, one-shot out		ompare clear functi	on)						
Watch prescaler	Eight different time	intervals can be se	elected.									
Flash memory	mands. It has a flag indicati Number of write/era Data retention time Flash security featu	Eight different time intervals can be selected.  It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands.  It has a flag indicating the completion of the operation of Embedded Algorithm.  Number of write/erase cycles: 100000  Data retention time: 20 years  Flash security feature for protecting the content of the Flash memory										
Standby mode	Sleep mode, stop n	node, watch mode,	time-base timer mo	ode								
Package			DIP-32	2P-M30 2P-M06 2P-M19								



Pin no.			I/O	
LQFP32* <sup>1</sup> & QFN32* <sup>2</sup>	SH-DIP32*3	Pin name	circuit type* <sup>4</sup>	Function
		P62		General-purpose I/O port High-current pin
10	14	TO10	D	8/16-bit composite timer ch. 1 output pin
		PPG00		8/16-bit PPG ch. 0 output pin
		OPT0		MPG waveform sequencer output pin
		P61		General-purpose I/O port
11	45	INT09	] .	External interrupt input pin
11	15	SCL	] '	I <sup>2</sup> C clock I/O pin
		TI1		16-bit reload timer ch. 1 input pin
		P60		General-purpose I/O port
40	40	INT08		External interrupt input pin
12	16	SDA	1 '	I <sup>2</sup> C data I/O pin
		DTTI		MPG waveform sequencer input pin
		P00		General-purpose I/O port
13	17	INT00	Е	External interrupt input pin
		AN00		A/D converter analog input pin
		P01		General-purpose I/O port
14	18	INT01	E	External interrupt input pin
		AN01		A/D converter analog input pin
		P02		General-purpose I/O port
45	40	INT02	] _	External interrupt input pin
15	19	AN02	E	A/D converter analog input pin
		SCK		LIN-UART clock I/O pin
		P03		General-purpose I/O port
40	20	INT03	_	External interrupt input pin
16	20	AN03	E	A/D converter analog input pin
				LIN-UART data output pin
		P04		General-purpose I/O port
		INT04		External interrupt input pin
47	04	AN04	_	A/D converter analog input pin
17	21	SIN	F	LIN-UART data input pin
		HCLK1		External clock input pin
		EC0		8/16-bit composite timer ch. 0 clock input pin



# 6. I/O Circuit Type





Address	Register abbreviation	Register name	R/W	Initial value
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 <sub>B</sub>
0F9C <sub>H</sub>	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	11111111 <sub>B</sub>
0F9D <sub>H</sub>	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	11111111 <sub>B</sub>
0F9E <sub>H</sub>	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	11111111 <sub>B</sub>
0F9F <sub>H</sub>	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	11111111 <sub>B</sub>
0FA0 <sub>H</sub>	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	11111111 <sub>B</sub>
0FA1 <sub>H</sub>	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	11111111 <sub>B</sub>
0FA2 <sub>H</sub>	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	11111111 <sub>B</sub>
0FA3 <sub>H</sub>	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	11111111 <sub>B</sub>
0FA4 <sub>H</sub>	PPGS	8/16-bit PPG startup register	R/W	00000000 <sub>B</sub>
0FA5 <sub>H</sub>	REVC	8/16-bit PPG output reverse register	R/W	00000000 <sub>B</sub>
0FA6 <sub>H</sub>	PPS21	8/16-bit PPG21 cycle setting buffer register ch. 2	R/W	11111111 <sub>B</sub>
0FA7 <sub>H</sub>	PPS20	8/16-bit PPG20 cycle setting buffer register ch. 2	R/W	11111111 <sub>B</sub>
0540	TMRH1	16-bit timer register (upper) ch. 1	DAM	0000000
0FA8 <sub>H</sub>	TMRLRH1	16-bit reload register (upper) ch. 1	R/W	00000000 <sub>B</sub>
0540	TMRL1	16-bit timer register (lower) ch. 1	DAM	0000000
0FA9 <sub>H</sub>	TMRLRL1	16-bit reload register (lower) ch. 1	R/W	00000000 <sub>B</sub>
0FAA <sub>H</sub>	PDS21	8/16-bit PPG21 duty setting buffer register ch. 2	R/W	11111111 <sub>B</sub>
0FAB <sub>H</sub>	PDS20	8/16-bit PPG20 duty setting buffer register ch. 2	R/W	11111111 <sub>B</sub>
0FAC <sub>H</sub> to 0FAF <sub>H</sub>	_	(Disabled)	_	_
0FB0 <sub>H</sub>	PDCRH1	16-bit PPG down counter register (upper) ch. 1	R	00000000 <sub>B</sub>
0FB1 <sub>H</sub>	PDCRL1	16-bit PPG down counter register (lower) ch. 1	R	00000000 <sub>B</sub>
0FB2 <sub>H</sub>	PCSRH1	16-bit PPG cycle setting buffer register (upper) ch. 1	R/W	11111111 <sub>B</sub>
0FB3 <sub>H</sub>	PCSRL1	16-bit PPG cycle setting buffer register (lower) ch. 1	R/W	11111111 <sub>B</sub>
0FB4 <sub>H</sub>	PDUTH1	16-bit PPG duty setting buffer register (upper) ch. 1	R/W	11111111 <sub>B</sub>
0FB5 <sub>H</sub>	PDUTL1	16-bit PPG duty setting buffer register (lower) ch. 1	R/W	11111111 <sub>B</sub>



# 13. Electrical Characteristics

# 13.1 Absolute Maximum Ratings

D	0	Rating		11!4		
Parameter	Symbol	Min	Max	Unit	Remarks	
Power supply voltage*1	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V		
Input voltage*1	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2	
Output voltage*1	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2	
Maximum clamp current	I <sub>CLAMP</sub>	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	$\Sigma  I_{CLAMP} $	_	20	mA	Applicable to specific pins*3	
"L" level maximum output cur-	I <sub>OL1</sub>		15	A	Other than P62 to P67	
rent	I <sub>OL2</sub>	_	15	- mA	P62 to P67	
"L" level average current	I <sub>OLAV1</sub>	_	4	mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
L level average current	I <sub>OLAV2</sub>	_	12		P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"L" level total maximum output current	$\Sigma I_{OL}$	_	100	mA		
"L" level total average output current	$\Sigma I_{OLAV}$	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
"H" level maximum output cur-	I <sub>OH1</sub>	_	-15	A	Other than P62 to P67	
rent	I <sub>OH2</sub>	_	-15	mA	P62 to P67	
(i   12	I <sub>OHAV1</sub>	_	-4		Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"H" level average current	I <sub>OHAV2</sub>	_	-8	– mA	P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"H" level total maximum output current	$\Sigma I_{OH}$	_	-100	mA		
"H" level total average output current	$\Sigma I_{OHAV}$	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	T <sub>A</sub>	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

		B	0		Value				
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
			V <sub>CC</sub> = 5.5 V F <sub>CH</sub> = 32 MHz	_	13	17	mA	Flash memory product (except writing and erasing)	
	I <sub>cc</sub>		F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)	_	20.5	26.5	mA	Flash memory product (at writing and erasing)	
				_	15	21	mA	At A/D conversion	
Power supply current*2	Iccs		$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz $F_{MP}$ = 16 MHz Main sleep mode (divided by 2)	_	5.5	9	mA		
	I <sub>CCL</sub>	V <sub>CC</sub> (External clock operation)	$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25^{\circ}\text{C}$	_	65	153	μΑ		
	I <sub>CCLS</sub>		$V_{CC}$ = 5.5 V $F_{CL}$ = 32 kHz $F_{MPL}$ = 16 kHz Subsleep mode (divided by 2) $T_A$ = +25°C	_	10	84	μΑ		
	Ісст		$V_{CC}$ = 5.5 V $F_{CL}$ = 32 kHz Watch mode Main stop mode $T_A$ = +25°C	_	5	30	μΑ		
	I <sub>CCMCR</sub>	V <sub>CC</sub>	$V_{CC}$ = 5.5 V $F_{CRH}$ = 12.5 MHz $F_{MP}$ = 12.5 MHz Main CR clock mode	_	10	13.2	mA		
	Iccscr	VCC	V <sub>CC</sub> = 5.5 V Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25°C	_	110	410	μА		



 $(V_{CC}$  = 5.0 V±10%,  $V_{SS}$  = 0.0 V,  $T_A$  = -40°C to +85°C)


Parameter Symbol		Pin name	Condition	Value			Unit	Remarks	
raiametei	Symbol	r III IIaiiie	Condition	Min	Тур	Max	5	Nemarks	
Power supply current* <sup>2</sup>	I <sub>CCTS</sub>	V <sub>CC</sub> (External clock op-	$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz Time-base timer mode $T_A$ = +25°C	_	1.1	3	mA		
	I <sub>CCH</sub>	eration)	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25 ^{\circ}\text{C}$	_	3.5	22.5	μΑ		
	I <sub>LVD</sub>		Current consumption for low-voltage detection circuit only	_	37	54	μΑ		
	I <sub>CRH</sub>	V <sub>CC</sub>	Current consumption for the main CR oscillator	_	0.5	0.6	mA		
	I <sub>CRL</sub>		Current consumption for the sub-CR oscillator os- cillating at 100 kHz	_	20	72	μΑ		

<sup>\*1:</sup> The input levels of P04, P16, P60 and P61 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "4. AC Characteristics: (1) Clock Timing" for F<sub>CH</sub> and F<sub>CL</sub>.
- See "4. AC Characteristics: (2) Source Clock/Machine Clock" for F<sub>MP</sub> and F<sub>MPL</sub>.


<sup>\*2: •</sup> The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to one of the value from I<sub>CC</sub> to I<sub>CCH</sub>. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.








### • Figure of main clock input port external connection


When a crystal oscillator or a ceramic oscillator is used When the external clock is used When the external clock a ceramic oscillator is used (X1 is open) is used is used













## • Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used



When the external clock is used






#### 13.4.3 External Reset

Parameter S	Symbol	Value			Remarks
	Cynnbor	Min	Max	Unit	Kellidiks
		2 t <sub>MCLK</sub> *1	_	ns	In normal operation
RST "L" level pulse width	t <sub>RSTL</sub>	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		100	_	μs	In time-base timer mode

<sup>\*1:</sup> See "(2) Source Clock/Machine Clock" for  $t_{\mbox{\scriptsize MCLK}}$ .

<sup>\*2:</sup> The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



#### 13.4.4 Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Symbol Condition		Value		Remarks
	Symbol	Condition	Min	Max	Unit	Remarks
Power supply rising time	t <sub>R</sub>	_	_	50	ms	
Power supply cutoff time	t <sub>OFF</sub>	_	1	_	ms	Wait time until power-on



## 13.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled\*<sup>2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

(V<sub>CC</sub> = 5.0 V±10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V,  $T_A$  =  $-40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Pin name	Condition	Va	Unit	
raiailletei	Symbol	Fill Hallie	Condition	Min	Max	Oilit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK, SIN	operation output pin: C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> *3 + 190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN	_	0	_	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		3 t <sub>MCLK</sub> *3 – t <sub>R</sub>	_	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		t <sub>MCLK</sub> *3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> *3 + 95	ns
Valid SIN → SCK ↑	t <sub>IVSHE</sub>	SCK, SIN	operation output pin:	190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> *3 + 95	_	ns
SCK fall time	t <sub>F</sub>	SCK		_	10	ns
SCK rise time	t <sub>R</sub>	SCK		_	10	ns


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for t<sub>MCLK</sub>.









Sampling is executed at the falling edge of the sampling  $\operatorname{clock}^{*1}$ , and  $\operatorname{serial}$   $\operatorname{clock}$  delay is disabled\*<sup>2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition	Va	Unit	
Parameter	Symbol	Pili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	<b>-95</b>	+95	ns
Valid SIN → SCK $\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin: C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> *3 + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		3 t <sub>MCLK</sub> *3 - t <sub>R</sub>	_	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		t <sub>MCLK</sub> *3 + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> *3 + 95	ns
Valid SIN → SCK $\downarrow$	t <sub>IVSLE</sub>	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t <sub>SLIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	t <sub>MCLK</sub> *3 + 95	_	ns
SCK fall time	t <sub>F</sub>	SCK		_	10	ns
SCK rise time	t <sub>R</sub>	SCK		_	10	ns


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for t<sub>MCLK</sub>.










## 13.4.8 I<sup>2</sup>C Timing

(V<sub>CC</sub> = 5.0 V±10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V,  $T_A$  =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

	Symbol	Pin name	Condition	Value				
Parameter				Stan- dard-mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HD;STA</sub>	SCL, SDA		4.0	-	0.6	_	μs
SCL clock "L" width	t <sub>LOW</sub>	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	t <sub>HIGH</sub>	SCL		4.0	_	0.6	_	μs
(Repeated) START condition hold time SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>SU;STA</sub>	SCL, SDA	R = 1.7 kΩ,	4.7	-	0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HD;DAT</sub>	SCL, SDA	$C = 50 \text{ pF}^{*1}$	0	3.45 <sup>*2</sup>	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow$ $\rightarrow$ SCL $\uparrow$	t <sub>SU;DAT</sub>	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	t <sub>su;sto</sub>	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	t <sub>BUF</sub>	SCL, SDA		4.7	_	1.3	_	μs

- \*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.
- \*2: The maximum  $t_{\text{HD;DAT}}$  in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L"  $(t_{\text{LOW}})$  does not extend.
- \*3: A Fast-mode  $I^2C$ -bus device can be used in a Standard-mode  $I^2C$ -bus system, provided that the condition of  $t_{SU;DAT} \ge 250$  ns is fulfilled.




(Continued)



(V<sub>CC</sub> = 5.0 V±10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V,  $T_A$  =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Sym- bol	Pin name	Condition	Value* <sup>2</sup>			Remarks
i arameter			Condition	Min	Max	Unit	Remarks
SCL clock "L" width	t <sub>LOW</sub>	SCL		(2 + nm/2)t <sub>MCLK</sub> - 20	_	ns	Master mode
SCL clock "H" width	t <sub>HIGH</sub>	SCL		(nm/2)t <sub>MCLK</sub> – 20	(nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
START condition hold time	t <sub>HD;STA</sub>	SCL, SDA		(–1 + nm/2)t <sub>MCLK</sub> – 20	(-1 + nm)t <sub>MCLK</sub> + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	t <sub>SU;STO</sub>	SCL, SDA		(1 + nm/2)t <sub>MCLK</sub> - 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
START condition setup time	t <sub>SU;STA</sub>	SCL, SDA		(1 + nm/2)t <sub>MCLK</sub> - 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode
Bus free time be- tween STOP condition and START condition	t <sub>BUF</sub>	SCL, SDA	R = 1.7 kΩ, C = 50 pF* <sup>1</sup>	(2 nm + 4)t <sub>MCLK</sub> - 20	_	ns	
Data hold time	t <sub>HD;DAT</sub>	SCL, SDA		3 t <sub>MCLK</sub> – 20	_	ns	Master mode
Data setup time	<sup>t</sup> su;dat	SCL, SDA		(-2 + nm/2)t <sub>MCLK</sub> - 20	(–1 + nm/2)t <sub>MCLK</sub> + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is ap- plied.
Setup time be- tween clearing interrupt and SCL rising	t <sub>SU;INT</sub>	SCL		(nm/2)t <sub>MCLK</sub> – 20	(1 + nm/2)t <sub>MCLK</sub> + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.









## 14. Sample Characteristics

■ Power supply current temperature characteristics


 $I_{CC}-V_{CC} \\ T_A=+25^{\circ}C,\, F_{MP}=2,\,4,\,8,\,10,\,16\,MHz \mbox{ (divided by 2)} \\ Main clock mode with the external clock operating}$ 




 $I_{CCS}-V_{CC} \\ T_A=+25^{\circ}C,\, F_{MP}=2,\,4,\,8,\,10,\,16\,MHz \mbox{ (divided by 2)} \\ Main sleep mode with the external clock operating}$ 




 $I_{CCL} - V_{CC}$   $T_A = +25^{\circ}C$ ,  $F_{MPL} = 16$  kHz (divided by 2) Subclock mode with the external clock operating




 $I_{CC}-T_A \\ V_{CC}=5.5~V,~F_{MP}=10,~16~MHz~(divided~by~2) \\ Main~clock~mode~with~the~external~clock~operating$ 




 $I_{CCS}-T_A \\ V_{CC}=5.5~V,~F_{MP}=10,~16~MHz~(divided~by~2) \\ Main~sleep~mode~with~the~external~clock~operating$ 



 $I_{CCL}-T_A \\ V_{CC}=5.5 \text{ V, } F_{MPL}=16 \text{ kHz (divided by 2)} \\ \text{Subclock mode with the external clock operating}$ 









# 16. Ordering Information

Part Number	Package
MB95F332HPMC-G-SNE2 MB95F332KPMC-G-SNE2 MB95F333HPMC-G-SNE2 MB95F333KPMC-G-SNE2 MB95F334HPMC-G-SNE2 MB95F334KPMC-G-SNE2	32-pin plastic LQFP (FPT-32P-M30)
MB95F332HP-G-SH-SNE2 MB95F332KP-G-SH-SNE2 MB95F333HP-G-SH-SNE2 MB95F333KP-G-SH-SNE2 MB95F334HP-G-SH-SNE2 MB95F334KP-G-SH-SNE2	32-pin plastic SH-DIP (DIP-32P-M06)
MB95F332HWQN-G-SNE1 MB95F332KWQN-G-SNE1 MB95F333HWQN-G-SNE1 MB95F333KWQN-G-SNE1 MB95F334HWQN-G-SNE1 MB95F334KWQN-G-SNE1	32-pin plastic QFN (LCC-32P-M19)

Page 65 of 66



**Document History** 

Document Title: MB95F332H/F332K/F333H/F333K/F334H/F334K F <sup>2</sup> MC-8FX MB95330H Series 8-bit Microcontrollers Document Number: 002-07522						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	_	AKIH	04/12/2010	Migrated to Cypress and assigned document number 002-07522. No change to document contents or format.		
*A	5181238	AKIH	04/04/2016	Updated to Cypress template		