

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 9x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gp504t-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1 (General Purpose Families) and Table 2 (Motor Control Families). Their pinout diagrams appear on the following pages.

| | s) | es) | | | Rei | mappa | ble Pe | eriphe | rals | | | | ~ | | | | | | |
|-------------------|-------------------------------|----------------------------|-------------|----------------------|---------------|----------------|--------|--------------------|------------------|------------------------------------|------|---------------|-----------------------------|---------------------|------|-------|----------|------|-----------------------|
| Device | Page Erase Size (Instruction: | Program Flash Memory (Kbyt | RAM (Kbyte) | 16-Bit/32-Bit Timers | Input Capture | Output Compare | UART | SPI ⁽²⁾ | ECAN™ Technology | External Interrupts ⁽³⁾ | I²C™ | CRC Generator | 10-Bit/12-Bit ADC (Channels | Op Amps/Comparators | CTMU | РТС | I/O Pins | Pins | Packages |
| PIC24EP32GP202 | 512 | 32 | 4 | | | | | | | | | | | | | | | | |
| PIC24EP64GP202 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | SPDIP, |
| PIC24EP128GP202 | 1024 | 128 | 16 | 5 | 4 | 4 | 2 | 2 | | 3 | 2 | 1 | 6 | 2/3(1) | Yes | Yes | 21 | 28 | SOIC, |
| PIC24EP256GP202 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | OFN-S |
| PIC24EP512GP202 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | Q. 11 0 |
| PIC24EP32GP203 | 512 | 32 | 4 | | | | | | | | | | | | | | | | |
| PIC24EP64GP203 | 1024 | 64 | 8 | 5 | 4 | 4 | 2 | 2 | — | 3 | 2 | 1 | 8 | 3/4 | Yes | Yes | 25 | 36 | VTLA |
| PIC24EP32GP204 | 512 | 32 | 4 | | | | | | | | | | | | | | | | |
| PIC24EP64GP204 | 1024 | 64 | 8 | | 4 | | | | | | | | 9 | 3/4 | | | | | VTLA ⁽⁴⁾ , |
| PIC24EP128GP204 | 1024 | 128 | 16 | 5 | | 4 | 2 | 2 | _ | 3 | 2 | 1 | | | Yes | Yes | 35 | 44/ | TQFP, |
| PIC24EP256GP204 | 1024 | 256 | 32 | | | | | | | | | | - | - | | | | 48 | QEN, UOEN |
| PIC24EP512GP204 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | OQIN |
| PIC24EP64GP206 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | |
| PIC24EP128GP206 | 1024 | 128 | 16 | | | | | | | | | | | | | | | | TOFP |
| PIC24EP256GP206 | 1024 | 256 | 32 | 5 | 4 | 4 | 2 | 2 | — | 3 | 2 | 1 | 16 | 3/4 | Yes | Yes | 53 | 64 | QFN |
| PIC24EP512GP206 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | |
| dsPIC33EP32GP502 | 512 | 32 | 4 | | | | | | | | | | | | | | | | |
| dsPIC33EP64GP502 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | SPDIP, |
| dsPIC33EP128GP502 | 1024 | 128 | 16 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 2 | ! 1 | 6 | 2/3(1) | Yes | Yes | 21 | 28 | SOIC, |
| dsPIC33EP256GP502 | 1024 | 256 | 32 | | | | | | | | | | | | | 100 | | | OFN-S |
| dsPIC33EP512GP502 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | Q. 11 0 |
| dsPIC33EP32GP503 | 512 | 32 | 4 | | | | _ | _ | | | _ | | _ | | | | | | |
| dsPIC33EP64GP503 | 1024 | 64 | 8 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 2 | 1 | 8 | 3/4 | Yes | Yes | 25 | 36 | VTLA |
| dsPIC33EP32GP504 | 512 | 32 | 4 | | | | | | | | | | | | | | | | |
| dsPIC33EP64GP504 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | VTLA ⁽⁴⁾ , |
| dsPIC33EP128GP504 | 1024 | 128 | 16 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 2 | 1 | 9 | 3/4 | Yes | Yes | 35 | 44/ | TQFP, |
| dsPIC33EP256GP504 | 1024 | 256 | 32 | 1 | | | | | | | | | | | | | | 40 | QFN, UQFN |
| dsPIC33EP512GP504 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | |
| dsPIC33EP64GP506 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | |
| dsPIC33EP128GP506 | 1024 | 128 | 16 | _ | | | ~ | ~ | | ~ | | | 10 | 2/4 | No. | No. 1 | 50 | ~ | TQFP. |
| dsPIC33EP256GP506 | 1024 | 256 | 32 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 2 | 1 | 16 | 3/4 | Yes | Yes | 53 | 64 | QFN |
| dsPIC33EP512GP506 | 1024 | 512 | 48 | 1 | | | | | | | | | | | | | | | |

TABLE 1: dsPIC33EPXXXGP50X and PIC24EPXXXGP20X GENERAL PURPOSE FAMILIES

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details.

Only SPI2 is remappable.
 INT0 is not remappable.

4: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz < F_{IN} < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.9 Application Examples

- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- Networking: LAN switches, gateways
- Data storage device management
- · Smart cards and smart card readers

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION



FIGURE 2-5: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER







Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

| | | | Before | | | After | |
|-------------|------------|----------------|--------------|------------------------|----------------|--------------|------------------------|
| 0/U, R/W | Operation | DSxPAG | DS EA<15> | Page Description | DSxPAG | DS EA<15> | Page Description |
| O, Read | | DSRPAG = 0x1FF | 1 | EDS: Last page | DSRPAG = 0x1FF | 0 | See Note 1 |
| O, Read | [++\Wn] | DSRPAG = 0x2FF | 1 | PSV: Last lsw page | DSRPAG = 0x300 | 1 | PSV: First MSB page |
| O, Read | [Wn++] | DSRPAG = 0x3FF | 1 | PSV: Last MSB page | DSRPAG = 0x3FF | 0 | See Note 1 |
| O, Write | | DSWPAG = 0x1FF | 1 | EDS: Last page | DSWPAG = 0x1FF | 0 | See Note 1 |
| U, Read | | DSRPAG = 0x001 | 1 | PSV page | DSRPAG = 0x001 | 0 | See Note 1 |
| U, Read | [Wn] Or | DSRPAG = 0x200 | 1 | PSV: First Isw page | DSRPAG = 0x200 | 0 | See Note 1 |
| U, Read | [111] | DSRPAG = 0x300 | 1 | PSV: First MSB page | DSRPAG = 0x2FF | 1 | PSV: Last Isw page |

TABLE 4-61: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and PSV SPACE BOUNDARIES^(2,3,4)

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - $\label{eq:constraint} \textbf{2:} \quad \text{This bit is cleared when the ROI bit is set and an interrupt occurs.}$
 - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

14.1.1 KEY RESOURCES

- "Input Capture" (DS70352) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is cleared only by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits
 - 111 = Center-Aligned PWM mode: Output set high when OCxTMR = OCxR and set low when OCxTMR = OCxRS⁽¹⁾
 - 110 = Edge-Aligned PWM mode: Output set high when OCxTMR = 0 and set low when OCxTMR = OCxR⁽¹⁾
 - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
 - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
 - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.
 - 2: Each Output Compare x module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 - PTGO4 = OC1 PTGO5 = OC2
 - PTGO6 = OC3 PTGO7 = OC4





dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| R/W-0 | R/W | -0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|---------------|--|---|------------------|--------------------|---------------|--------------------|-----------------------|---------------|--|--|--|--|--|
| VCFG2 | VCFC | G1 | VCFG0 | | — | CSCNA | CHPS1 | CHPS0 | | | | | |
| bit 15 | 1 | | L | | | | | bit 8 | | | | | |
| | | | | | | | | | | | | | |
| R-0 | R/W | -0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| BUFS | SMP | 14 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM | ALTS | | | | | |
| bit 7 | | | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | | |
| R = Readable | e bit | | W = Writable | bit | U = Unimp | lemented bit, rea | ad as '0' | | | | | | |
| -n = Value at | POR | | '1' = Bit is set | | '0' = Bit is | cleared | x = Bit is unk | nown | | | | | |
| | | | | | | | | | | | | | |
| bit 15-13 | VCFG< | 2:0>: | Converter Volt | age Reference | Configuration | on bits | | | | | | | |
| | Value | | VREFH | VREFL | | | | | | | | | |
| | 000 | | Avdd | Avss | | | | | | | | | |
| | 001 | Ext | ernal VREF+ | Avss | | | | | | | | | |
| | 010 | | Avdd | External VRE | F- | | | | | | | | |
| | 011 | Ext | ernal VREF+ | External VRE | F- | | | | | | | | |
| | lxx | | AVDD | Avss | | | | | | | | | |
| bit 12-11 | Unimple | emen | ted: Read as ' | 0' | | | | | | | | | |
| bit 10 | CSCNA | CSCNA: Input Scan Select bit | | | | | | | | | | | |
| | 1 = Sca | 1 = Scans inputs for CH0+ during Sample MUXA | | | | | | | | | | | |
| | 0 = Doe | s not | scan inputs | | | | | | | | | | |
| bit 9-8 | CHPS< | CHPS<1:0>: Channel Select bits | | | | | | | | | | | |
| | <u>In 12-bit</u> | <u>mode</u> | e (AD21B = 1) | , the CHPS<1:0 | > bits are L | Inimplemented a | <u>nd are Read as</u> | <u>; '0':</u> | | | | | |
| | 1x = C0 01 = Co | nverts | CH0, CH1, C | 1 | | | | | | | | | |
| | 00 = Co | nverts | s CH0 | | | | | | | | | | |
| bit 7 | BUFS: | Buffer | Fill Status bit | only valid when | BUFM = 1 |) | | | | | | | |
| | 1 = ADC is currently filling the second half of the buffer; the user application should access data in the | | | | | | | | | | | | |
| | first | first half of the buffer 0 = ADC is currently filling the first half of the buffer; the user application should access data in the | | | | | | | | | | | |
| | 0 - AD | ond h | alf of the buffe | r instriant of t | ine builer, i | ne user applicati | | | | | | | |
| bit 6-2 | SMPI<4 | : 0>: li | ncrement Rate | bits | | | | | | | | | |
| | When A | When ADDMAEN = 0: | | | | | | | | | | | |
| | x1111 = | x1111 = Generates interrupt after completion of every 16th sample/conversion operation | | | | | | | | | | | |
| | x1110 = | x1110 = Generates interrupt after completion of every 15th sample/conversion operation | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | x0001= | = Gen | erates interrup | t after completion | on of every | 2nd sample/conv | version operation | on | | | | | |
| | X0000 - | | | alter completio | Sh of every | sample/conversi | on operation | | | | | | |
| | 111111 = | = Incre | ements the DN | IA address after | - completior | n of every 32nd s | ample/conversi | ion operation | | | | | |
| | 11110 = | = Incre | ements the DM | IA address after | - completior | n of every 31st sa | ample/conversion | on operation | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | 00001= | = Incre | ements the DM | IA address after | - completior | n of every 2nd sa | mple/conversio | on operation | | | | | |
| | 00000 = | = Incre | ements the DM | 1A address after | completion | n of every sample | e/conversion op | eration | | | | | |

. . ACOND. ADCA CONTROL DECISTED 2

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------------|--|---------------------------------|----------------------------|--------------------------|----------------------|----------------------|----------------------|--|--|
| ADRC | — | — | SAMC4 ⁽¹⁾ | SAMC3 ⁽¹⁾ | SAMC2 ⁽¹⁾ | SAMC1 ⁽¹⁾ | SAMC0 ⁽¹⁾ | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| ADCS7(2 | ²⁾ ADCS6 ⁽²⁾ | ADCS5 ⁽²⁾ | ADCS4 ⁽²⁾ | ADCS3 ⁽²⁾ | ADCS2 ⁽²⁾ | ADCS1 ⁽²⁾ | ADCS0 ⁽²⁾ | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Reada | | vv = vvritable t | DIT | | nented bit, read | | | | |
| -n = value | at POR | "1" = Bit is set | | $0^{\circ} = Bit is cle$ | ared | x = Bit is unkr | nown | | |
| bit 15 | 15 ADRC: ADC1 Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock | | | | | | | | |
| bit 14-13 | Unimplement | ted: Read as '0 | 3 | | | | | | |
| bit 12-8 | SAMC<4:0>: | Auto-Sample T | ime bits ⁽¹⁾ | | | | | | |
| | 11111 = 31 T. • • • • • | AD | | | | | | | |
| h:+ 7 0 | 00000 = 0 IA | | | at h:ta(2) | | | | | |
| Dit 7-0 | bit 7-0 ADCS<7:0>: ADC1 Conversion Clock Select bits ⁽²⁾ 11111111 = TP • (ADCS<7:0> + 1) = TP • 256 = TAD • • • • • • • • • • • • • | | | | | | | | |
| Note 1: 2: | This bit is only use This bit is not used | d if SSRC<2:0> if ADRC (AD10 | · (AD1CON1< CON3<15>) = | 7:5>) = 111 ar 1. | nd SSRCG (AD | 1CON1<4>) = | 0. | | |

REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a То comprehensive reference source. complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

27.1 Configuration Bits

In dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in at the top of the on-chip program memory space, known as the Flash Configuration bytes. Their specific locations are shown in Table 27-1. The configuration data is automatically loaded from the Flash Configuration bytes to the proper Configuration Shadow registers during device Resets.

| Note: | Configuration data is reloaded on all types |
|-------|---|
| | of device Resets. |

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration bytes for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration bytes, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

The Configuration Flash bytes map is shown in Table 27-1.

29.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

29.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]





TABLE 30-34: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

| AC CHA | RACTERIST | ICS | Standard (unless of Operating | d Operatin otherwise g tempera | ng Condi stated) ature -4 -4 | tions: 3. $0^{\circ}C \le TA$ $0^{\circ}C \le TA$ | 0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended |
|--------|-----------------------|--|-------------------------------------|--------------------------------------|---------------------------------------|---|--|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions |
| SP10 | FscP | Maximum SCK2 Frequency | — | _ | 15 | MHz | (Note 3) |
| SP20 | TscF | SCK2 Output Fall Time | — | — | _ | ns | See Parameter DO32 (Note 4) |
| SP21 | TscR | SCK2 Output Rise Time | — | — | _ | ns | See Parameter DO31 (Note 4) |
| SP30 | TdoF | SDO2 Data Output Fall Time | — | — | _ | ns | See Parameter DO32 (Note 4) |
| SP31 | TdoR | SDO2 Data Output Rise Time | — | — | _ | ns | See Parameter DO31 (Note 4) |
| SP35 | TscH2doV, TscL2doV | SDO2 Data Output Valid after SCK2 Edge | — | 6 | 20 | ns | |
| SP36 | TdiV2scH, TdiV2scL | SDO2 Data Output Setup to First SCK2 Edge | 30 | — | _ | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.



FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-39:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

| АС СНА | ARACTERIS | FICS | Standard Op (unless othe Operating ter | erating rwise st mperatur | Conditio ated) e -40° -40° | ons: 3.0 C ≤ Ta ≤ C ≤ Ta ≤ | V to 3.6V +85°C for Industrial +125°C for Extended | | |
|--------|-----------------------|---|--|-------------------------------------|-------------------------------------|---|---|--|--|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Min. Typ. ⁽²⁾ Max. Units | | | | | |
| SP70 | FscP | Maximum SCK2 Input Frequency | | | 15 | MHz | (Note 3) | | |
| SP72 | TscF | SCK2 Input Fall Time | — | | — | ns | See Parameter DO32 (Note 4) | | |
| SP73 | TscR | SCK2 Input Rise Time | — | | — | ns | See Parameter DO31 (Note 4) | | |
| SP30 | TdoF | SDO2 Data Output Fall Time | — | | — | ns | See Parameter DO32 (Note 4) | | |
| SP31 | TdoR | SDO2 Data Output Rise Time | — | | _ | ns | See Parameter DO31 (Note 4) | | |
| SP35 | TscH2doV, TscL2doV | SDO2 Data Output Valid after SCK2 Edge | — | 6 | 20 | ns | | | |
| SP36 | TdoV2scH, TdoV2scL | SDO2 Data Output Setup to First SCK2 Edge | 30 | _ | _ | ns | | | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDI2 Data Input to SCK2 Edge | 30 | _ | _ | ns | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDI2 Data Input to SCK2 Edge | 30 | | _ | ns | | | |
| SP50 | TssL2scH, TssL2scL | $\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input | 120 | | _ | ns | | | |
| SP51 | TssH2doZ | SS2 ↑ to SDO2 Output High-Impedance | 10 | _ | 50 | ns | (Note 4) | | |
| SP52 | TscH2ssH TscL2ssH | SS2 ↑ after SCK2 Edge | 1.5 Tcy + 40 | _ | _ | ns | (Note 4) | | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.



FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS





TABLE 30-44:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

| AC CHA | RACTERIST | ICS | Standard (unless o Operating | Operatin therwise temperat | g Condition stated) ure -40° -40° | ons: 3.0V °C ≤ Ta ≤ °C < Ta < | / to 3.6V +85°C for Industrial +125°C for Extended |
|--------|-----------------------|---|------------------------------------|----------------------------------|--|-------------------------------------|---|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions |
| SP10 | FscP | Maximum SCK1 Frequency | _ | — | 10 | MHz | -40°C to +125°C (Note 3) |
| SP20 | TscF | SCK1 Output Fall Time | _ | — | — | ns | See Parameter DO32 (Note 4) |
| SP21 | TscR | SCK1 Output Rise Time | _ | — | — | ns | See Parameter DO31 (Note 4) |
| SP30 | TdoF | SDO1 Data Output Fall Time | _ | — | — | ns | See Parameter DO32 (Note 4) |
| SP31 | TdoR | SDO1 Data Output Rise Time | _ | — | — | ns | See Parameter DO31 (Note 4) |
| SP35 | TscH2doV, TscL2doV | SDO1 Data Output Valid after SCK1 Edge | _ | 6 | 20 | ns | |
| SP36 | TdoV2scH, TdoV2scL | SDO1 Data Output Setup to First SCK1 Edge | 30 | _ | _ | ns | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDI1 Data Input to SCK1 Edge | 30 | | | ns | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDI1 Data Input to SCK1 Edge | 30 | _ | | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2