

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gp504t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC35	0886	_		JTAGIP<2:0)>	—		ICDIP<2:0	>	_	—	—	_	—	_	-		4400
IPC36	0888	-	l	PTG0IP<2:0)>	_	PT	GWDTIP<	2:0>	_	P	TGSTEPIP<2	:0>	—	—			4440
IPC37	088A		_	_	_	_	F	PTG3IP<2:0)>	_		PTG2IP<2:0>	>	_	F	PTG1IP<2:0>		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	08C2	GIE	DISI	SWTRAP	—	—	_			—	_	—	—	_	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	_	—	—	—	_			—	_	DAE	DOOVR	_	—			0000
INTCON4	08C6	-	_	—	_	_	_		_	_	_	—	—	—	—	_	SGHT	0000
INTTREG	08C8	-	—	—	_		ILR<	3:0>					VECNU	M<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U1RXR<6:0>	>		
bit 7							bit 0

REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-0 U1RXR<6:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
	—		_	_	—	—	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U2RXR<6:0>	>		
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

^{0000000 =} Input tied to Vss

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70352) in the "dsPIC33/dsPIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices support four input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 19 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter





15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
	0-0	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0		ENFLTB	
 bit 15		COOIDE		OUTOLLI	OUTOLLU		bit 8	
Sit 10							bit 0	
R/W-0	U-0	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0	
ENFLT		OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	
bit 7							bit 0	
Legend:		HSC = Hardw	are Settable/Cl	earable bit				
R = Read	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15-14	Unimplemen	ted: Read as '0)'					
bit 13	OCSIDL: Out	tput Compare x	Stop in Idle Mo	de Control bit				
		ompare x Halts						
	•	compare x conti	•		ode			
bit 12-10)>: Output Com	pare x Clock S	elect bits				
	111 = Periph 110 = Reserv	eral clock (FP)						
	101 = PTGO							
		is the clock so			hronous clock	is supported)		
		is the clock so						
		(is the clock so (is the clock so						
		is the clock so						
bit 9	Unimplemen	ted: Read as '0)'					
bit 8	ENFLTB: Fau	ult B Input Enab	le bit					
		compare Fault B compare Fault B						
bit 7	-	ult A Input Enab						
	1 = Output C	ompare Fault A compare Fault A	input (OCFA)					
bit 6	•	ted: Read as '0	• • •					
bit 5	OCFLTB: PW	M Fault B Con	dition Status bit					
		ult B condition of Fault B condition						
bit 4		OCFLTA: PWM Fault A Condition Status bit						
		 1 = PWM Fault A condition on OCFA pin has occurred 0 = No PWM Fault A condition on OCFA pin has occurred 						
Note 1:	OCxR and OCxF	29 are double h	uffered in D\\//	/ mode only				
Note 1. 2:	Each Output Cor			-	irce. See Secti	on 24.0 "Perin	heral Trigger	
2.	Generator (PTG					5.1 2 7.0 1 611p		
	PTGO4 = OC1	-						
	PTGO5 = OC2							
	PTGO6 = OC3 PTGO7 = OC4							

U-0 R/W-0 R/W R/W R/W </th <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>U-0</th> <th>U-0</th>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
U-0 U-0 RW-0 <	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	_	
- BCH ⁽¹⁾ BCL ⁽¹⁾ BPH BPHL BPLH BPHH	bit 15							bit	
bit 7 t Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH bit 14 PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking is applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected Current-limit input 0 = Leading-Edge Blanking is applied to sel	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' nn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 1 = Falling edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 1 = Falling edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH 1 = Rising edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Rising edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected Current-limit input 1 = Leading-Edge Blanking is not applied to selected current-limit input 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when Selected blanking signal is low 0 = No blanking when PWMxH dupt is high 0 = No blanking when PWMxH dupt signals) when PWMxH output is high 0 = No blanking when PWMxH tow Enable bit 1 = State blanking (of current-limit and/	_	_	BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH bit 14 PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH bit 13 PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL bit 13 PLR: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking is not applied to selected Fault input bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected current-limit input bit 5 BCH: Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input bit 9-6 Unimplemented: Read as '0' 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high bit 4 BCL: Blanking in Selected Blanking signal is high 1 = State blanking	bit 7							bit	
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 11 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH 11 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores fising edge of PWMxL 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking signal Figh Enable bit 1 = State blanking in Selected Blanking Singal High Enable bit ⁽¹⁾ 1 = State blanking in Sel	Legend:								
 PHR: PWMxH Rising Edge Trigger Enable bit Rising edge of PWMxH will trigger Leading-Edge Blanking counter	R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH PLR: PVMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL Det Leading-Edge Blanking ignores ralling edge of PWMxL D = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking Signal High Enable bit 1 = Leading-Edge Blanking Signal Liph Enable bit⁽¹⁾ 1 = State blanking (or current-limit and/or Fault input signals) when selected blanking signal is high 0 = No blanking when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No b	-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown	
 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH bit 13 PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL. will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL. will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 12 FLTLEBEN: Fault Input Leading-Edge Blanking Counter 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = No blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when PWMxH output is nigh 0 = No bla	bit 15	1 = Rising ed	ge of PWMxH	will trigger Le	ading-Edge Bla				
 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL pLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = No blanking when selected Blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when PWMxH dutput is high 0 = No blanking when PWMxH Low Enable bit 1 = State blanking (of	bit 14	1 = Falling ed	lge of PWMxH	will trigger Le	eading-Edge Bla	0			
bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = No blanking when selected Blanking signal Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when P	bit 13	1 = Rising ed	PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter						
 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = No blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking when PWMxL output is low 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high	bit 12	PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter							
 1 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input bit 9-6 Unimplemented: Read as '0' bit 5 BCH: Blanking in Selected Blanking Signal High Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig 0 = No blanking when selected blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking when PWMxL output is low bit 1 BPLH: Blanking in PWMxL Ligh Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking in PWMxL Low Enable bit 1 = State blanking in PWMxL Low Enable bit 1 = State blanking in PWMxL output is high 	bit 11	1 = Leading-E	Edge Blanking	is applied to	selected Fault in	nput			
bit 5 BCH: Blanking in Selected Blanking Signal High Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low bit 3 BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 State blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxL output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit	bit 10	1 = Leading-E	Edge Blanking	is applied to	selected current	t-limit input			
 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig 0 = No blanking when selected blanking signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is low 	bit 9-6	Unimplemen	ted: Read as '	0'					
 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 	bit 5	1 = State blar	nking (of currer	nt-limit and/or	Fault input sigr		cted blanking s	ignal is high	
 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 1 BPLH: Blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 	bit 4	1 = State blar	nking (of currer	nt-limit and/or	Fault input sigr		cted blanking s	ignal is low	
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking in PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 3	1 = State blar	nking (of currer	nt-limit and/or	Fault input sigr	nals) when PWN	/IxH output is h	igh	
bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 2	1 = State blar	nking (of currer	nt-limit and/or	Fault input sigr	nals) when PWN	/IxH output is lo)W	
bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 1	BPLH: Blanki 1 = State blar	ing in PWMxL hking (of currer	High Enable I nt-limit and/or	bit Fault input sigr	nals) when PWN	/IxL output is hi	gh	
\sim i	bit 0	BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low							

REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High register
- 32-Bit Position Compare Low register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70330) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.
 - 3: There are minimum bit rates of approximately FCY/512. As a result, high processor speeds may not support 100 Kbit/second operation. See timing specifications, IM10 and IM11, and the "Baud Rate Generator" in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two Inter-Integrated Circuit (I²C) modules: I2C1 and I2C2.

The l^2C module provides complete hardware support for both Slave and Multi-Master modes of the l^2C serial communication standard, with a 16-bit interface.


The I^2C module has a 2-pin interface:


- · The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly
- Intelligent Platform Management Interface (IPMI)
 support
- System Management Bus (SMBus) support







REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<3	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<2	23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unknown		

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is			nown

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

27.6 JTAG Interface

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to "Programming and Diagnostics"
	(DS70608) in the "dsPIC33/PIC24 Family
	Reference Manual" for further information
	on usage, configuration and operation of the
	JTAG interface.

27.7 In-Circuit Serial Programming

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.8 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

27.9 Code Protection and CodeGuard™ Security

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to "CodeGuard[™] Security" (DS70634) in the "dsPIC33/PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

TABLE 30-39:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	FICS	Standard Op (unless othe Operating te	erwise st	ated) e -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK2 Input Frequency	—	—	15	MHz	(Note 3)
SP72	TscF	SCK2 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	-	_	ns	
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—		ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

DC CHARACT	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Parameter No.	Typical	Мах	Units			Conditions
Power-Down	Current (IPD)					
HDC60e	1400	2500	μA	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)
HDC61c	15	—	μΑ	+150°C	3.3V	Watchdog Timer Current: ∆IwDT (Notes 2, 4)

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC44e	12	30	mA	+150°C 3.3V 40 MIPS			

TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			(unless othe	erating Condi rwise stated) nperature -40			
Parameter No.	Typical	Max	Units	Conditions			
HDC20	9	15	mA	+150°C	3.3V	10 MIPS	
HDC22	16	25	mA	+150°C	3.3V	20 MIPS	
HDC23	30	50	mA	+150°C	3.3V	40 MIPS	


TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)


DC CHARACTERISTICS			(unless oth	erwise s	Conditions tated) re -40°C ≤			
Parameter No.	Typical	Мах	Doze Ratio	Units	Conditions			
HDC72a	24	35	1:2	mA				
HDC72f ⁽¹⁾	14	—	1:64	mA	+150°C 3.3V 40 MIPS			
HDC72g ⁽¹⁾	12		1:128	mA				

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dime	ension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	A	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	N	ILLIMETER	s
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

PMD (PIC24EPXXXMC20X Devices)	
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	,
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	,
PORTA (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTB (PIC24EPXXXGP/MC202,	,
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTB (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTB (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	2
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	ł
PORTC (PIC24EPXXXGP/MC204,	,
dsPIC33EPXXXGP/MC204/504 Devices) 102	
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices))
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTE (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTF (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	`
,	,
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 101	
PTG78	5
PWM (dsPIC33EPXXXMC20X/50X,	
)
PIC24EPXXXMC20X Devices)79)
PIC24EPXXXMC20X Devices)79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X,	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93)) } ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CSSH (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN3 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON4 (ADC1 Control 3) 326 AD1CON4 (ADC1 Control 3) 327 AD1CON4 (ADC1 Control 4) 330 AD1COSL (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN3 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON4 (ADC1 Control 3) 326 AD1CON4 (ADC1 Control 3) 327 AD1CON4 (ADC1 Control 4) 330 AD1COSL (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336))) ; ; ; ; ; ; ; ; ; ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor) 158	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 325 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1COSSL (ADC1 Input Scan Select High) 336 ALTDTRx (PWMx Alternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial High)	
CRCXORL (CRC XOR Polynomial Low)	
CTMUCON1 (CTMU Control 1)	
CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	319
Reference Control)	371
CxBUFPNT1 (ECANx Filter 0-3	571
Buffer Pointer 1)	300
CxBUFPNT2 (ECANx Filter 4-7	500
Buffer Pointer 2)	301
CxBUFPNT3 (ECANx Filter 8-11	501
Buffer Pointer 3)	301
CxBUFPNT4 (ECANx Filter 12-15	501
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	
CxCFG2 (ECANx Baud Rate Configuration 2)	
CxCTRL1 (ECANx Control 1)	
CxCTRL2 (ECANx Control 2)	
CxEC (ECANx Transmit/Receive Error Count)	
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	
CxFIFO (ECANx FIFO Status)	
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CVDVEREID (ECAN) Accortance Filter n	200
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n	. 304
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier)	. 304 . 303
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1)	304 303 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2)	304 303 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n	304 303 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier)	304 303 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n	304 303 307 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier)	304 303 307 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive	304 303 307 307 306 306
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1)	304 303 307 307 306 306
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive	304 303 307 307 306 306 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2)	304 303 307 307 306 306 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRTRmnCON (ECANx TX/RX	304 303 307 307 306 306 308 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRTRmnCON (ECANx TX/RX Buffer mn Control)	. 304 . 303 . 307 . 307 . 306 . 306 . 308 . 308 . 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code)	304 303 307 307 306 306 308 308 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID)	304 303 307 307 306 306 308 308 308 309 292 383
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF2 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	304 303 307 307 306 306 308 308 308 309 292 383 383
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	304 303 307 307 306 306 308 308 308 309 292 383 383 150
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	304 303 307 307 306 306 308 308 308 309 292 383 383 150
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write	304 303 307 307 306 306 308 308 308 309 292 383 383 150 151
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write Collision Status)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF2 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMALCA (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMAPPS (DMA Parigheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVID (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count) DMAXCAN (DMA Channel x Control)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146 142
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 308 308 309 292 383 3150 151 148 149 146 142

NOTES: