

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gp504t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
AN0-AN15	I	Analog	No	Analog input channels.
CLKI	I	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin function
CLKO	0	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS
OSC2	I/O	CMOS —	No	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
REFCLKO	0		Yes	Reference clock output.
IC1-IC4	Ι	ST	Yes	Capture Inputs 1 through 4.
OCFA OCFB OC1-OC4	 0	ST ST	Yes No Yes	Compare Fault A input (for Compare channels). Compare Fault B input (for Compare channels). Compare Outputs 1 through 4.
INT0	I	ST	No	External Interrupt 0.
INT1 INT2		ST ST	Yes Yes	External Interrupt 1. External Interrupt 2.
RA0-RA4, RA7-RA12	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC13, RC15	I/O	ST	No	PORTC is a bidirectional I/O port.
RD5, RD6, RD8	I/O	ST	No	PORTD is a bidirectional I/O port.
RE12-RE15	I/O	ST	No	PORTE is a bidirectional I/O port.
RF0, RF1	I/O	ST	No	PORTF is a bidirectional I/O port.
RG6-RG9	I/O	ST	No	PORTG is a bidirectional I/O port.
T1CK	Ι	ST	No	Timer1 external clock input.
T2CK T3CK		ST ST	Yes	Timer2 external clock input.
T4CK		ST	No No	Timer3 external clock input. Timer4 external clock input.
T5CK	i	ST	No	Timer5 external clock input.
CTPLS	0	ST	No	CTMU pulse output.
CTED1	Ι	ST	No	CTMU External Edge Input 1.
CTED2	Ι	ST	No	CTMU External Edge Input 2.
U1CTS	Ι	ST	No	UART1 Clear-To-Send.
U1RTS	0		No	UART1 Ready-To-Send.
U1RX		ST	Yes	UART1 receive. UART1 transmit.
U1TX BCLK1	0	ST	Yes No	UART1 Iransmit. UART1 IrDA [®] baud clock output.
Legend: CMOS = CM ST = Schmi PPS = Perip	MOS co itt Trigg	ompatible er input v	input with CN	or output Analog = Analog input P = Power

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

4.2 Data Address Space

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a separate 16-bit-wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-7 through Figure 4-16.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes (32K words).

The base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.




FIGURE 4-7: DATA MEMORY MAP FOR dsPIC33EP32MC20X/50X AND dsPIC33EP32GP50X DEVICES

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	_	_	_	_	—		_	—	_	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	0806	_	_	_	_	—		_	—	_	_	_	—	_	MI2C2IF	SI2C2IF	—	0000
IFS4	0808	_	_	CTMUIF	_	—		_	—	_	C1TXIF	_	—	CRCIF	U2EIF	U1EIF	—	0000
IFS6	080C	_	_	_	_	—		_	—	_	_	_	—	_	—	_	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	—	_	—		_	—	_	_	_	—	_	—	_	—	0000
IFS9	0812			_	_	_	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC0	0820		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824			_	_	_	_	_	_	_	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	0826	_	_	—	—		_		_	_	_			—	MI2C2IE	SI2C2IE	_	0000
IEC4	0828	_	_	CTMUIE	—				_	—	C1TXIE			CRCIE	U2EIE	U1EIE		0000
IEC8	0830	JTAGIE	ICDIE	—	—		_		_	_	_			—	_	_	_	0000
IEC9	0832	_	_	—	—		_		_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0	0840			T1IP<2:0>	>	_	(OC1IP<2:0	>	_		IC1IP<2:0>		_		NT0IP<2:0>		4444
IPC1	0842			T2IP<2:0>	>	_	(C2IP<2:0	>	_		IC2IP<2:0>		_	D	MA0IP<2:0>		4444
IPC2	0844		ι	J1RXIP<2:0	0>	_	Ş	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3	0846			_	_	_	C	MA1IP<2:	0>	_		AD1IP<2:0>		_	U	J1TXIP<2:0>		0444
IPC4	0848			CNIP<2:0	>	_		CMIP<2:0	>	_		WI2C1IP<2:0	>	_	S	I2C1IP<2:0>		4444
IPC5	084A			_	_	_	_	_	_	_	_	_	_	_		NT1IP<2:0>		0004
IPC6	084C			T4IP<2:0>	>	_	(C4IP<2:0	>	_		OC3IP<2:0>		_	D	MA2IP<2:0>		4444
IPC7	084E		ι	U2TXIP<2:0)>	_	L	I2RXIP<2:	0>	_		INT2IP<2:0>	•	_		T5IP<2:0>		4444
IPC8	0850			C1IP<2:0>	>	_	C	1RXIP<2:	0>	_		SPI2IP<2:0>	•	_	S	PI2EIP<2:0>		4444
IPC9	0852	_	_	_	_	_		IC4IP<2:0	>	_		IC3IP<2:0>		_	D	MA3IP<2:0>		0444
IPC11	0856	_	_	_	_	_		_	—	_	_	_	—	_	_	_	_	0000
IPC12	0858	_	_	_	_	_	N	II2C2IP<2:	0>	_		SI2C2IP<2:0	>	_	_	_	_	0440
IPC16	0860	_		CRCIP<2:0)>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	_	_	4440
IPC17	0862	_	_	_	_	_	C	1TXIP<2:)>	_	_	_	—	_	_	_	_	0400
IPC19	0866	_	_	—	_	_		_	—	_		CTMUIP<2:0	>	_	—			0040
IPC35	0886	_		JTAGIP<2:0)>	_		ICDIP<2:0	>	_	_	_	_	_	—	_	_	4400
IPC36	0888	_	F	PTG0IP<2:	0>	—	PT	GWDTIP<	2:0>	_	PT	GSTEPIP<2	:0>	_	_	_	_	4440
IPC37	088A	_	_	_	_	_	F	TG3IP<2:)>	_		PTG2IP<2:0	>	_	P	TG1IP<2:0>		0444

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name Addr. IFS0 0800 IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC1 0822 IEC2 0824 IEC3 0826 IEC4 0828	U2TXIF U2TXIF U2TXIF PWM2IF U2TXIF U2	DMA1IF TXIF U2RXIF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Bit 13 AD1IF INT2IF — CTMUIF — —	Bit 12 U1TXIF T5IF — —	Bit 11 U1RXIF T4IF — —	Bit 10 SPI1IF OC4IF QEI1IF	Bit 9 SPI1EIF OC3IF —	Bit 8 T3IF DMA2IF	Bit 7 T2IF	Bit 6 OC2IF	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0822 IEC1 0822 IEC2 0826	2 U2TXIF 4 — 5 — 6 — 7 PWM2IF 7 — 10 JTAGIF 12 — 10 —	TXIF U2RXIF	INT2IF — — CTMUIF	T5IF —	T4IF — —	OC4IF	OC3IF	DMA2IF		OC2IF	IC2IF	DMA0IF	T1IF	OC1IE	IC1IF	INTOIF	
IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826			— — CTMUIF		_	_	_							00111	10111		0000
IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	i ii iii iiii iiiii iiiiii iiiiiiiiii iiiiiiiiiiiiiiii iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		— CTMUIF	—	_					—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826			CTMUIF			QEI1IF		—	_	IC4IF	IC3IF	DMA3IF	_	_	SPI2IF	SPI2EIF	0000
IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	PWM2IF JTAGIF	M2IF PWM1IF		_	_		PSEMIF	—	_	_	_	_	_	MI2C2IF	SI2C2IF	_	0000
IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF		_			—	_	—	_	_	_	_	CRCIF	U2EIF	U1EIF	_	0000
IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF	AGIF ICDIF	—	_	_	_	—	—	_	—	_	_	_	—	—	—	0000
IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	2 —	AGIF ICDIF		_	_	_	_	—	_	_	_	_	_	_	_	PWM3IF	0000
IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826)		_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC1 0822 IEC2 0824 IEC3 0826	-		_	_	_	_	_	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC2 0824 IEC3 0826		– DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC3 0826	2 U2TXIE	TXIE U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
	-		_	_	_	_	_	—	_	IC4IE	IC3IE	DMA3IE	_	_	SPI2IE	SPI2EIE	0000
IEC4 0828	;		_	_	_	QEI1IE	PSEMIE	—	_	_	_	_	_	MI2C2IE	SI2C2IE	_	0000
	- 1		CTMUIE	_	_	_	_	—	_	_	_	_	CRCIE	U2EIE	U1EIE	_	0000
IEC5 082A	PWM2IE	M2IE PWM1IE	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC6 082C	- 1		_	_	_	_	_	—	_	_	_	_	_	_	_	PWM3IE	0000
IEC8 0830	JTAGIE	AGIE ICDIE	—	-		_	_	—	_	_	-	-	_	_	_	_	0000
IEC9 0832	2 —		_	-		_	_	—	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0 0840) _		T1IP<2:0>			(OC1IP<2:0)>	_		IC1IP<2:0>		_	I	NT0IP<2:0>		4444
IPC1 0842	2 —		T2IP<2:0>			(OC2IP<2:0)>	_		IC2IP<2:0>		_	D	MA0IP<2:0>		4444
IPC2 0844	-	– u	J1RXIP<2:0	>		ŝ	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3 0846	;		_	-		D	MA1IP<2:	0>	_		AD1IP<2:0>		_	L	J1TXIP<2:0>		0444
IPC4 0848			CNIP<2:0>				CMIP<2:0	>	_		MI2C1IP<2:0	>	_	S	I2C1IP<2:0>		4444
IPC5 084A	· -		—	_	_	_	—	—	—	_	_	_	—	I	NT1IP<2:0>		0004
IPC6 084C	- 1		T4IP<2:0>			(OC4IP<2:0)>	_		OC3IP<2:0>		_	D	MA2IP<2:0>		4444
IPC7 084E	_	U	J2TXIP<2:0	>		L	J2RXIP<2:(0>	_		INT2IP<2:0>		_		T5IP<2:0>		4444
IPC8 0850) _		_	-		C	C1RXIP<2:	0>	_		SPI2IP<2:0>		_	S	PI2EIP<2:0>		0444
IPC9 0852	2 —		_	-			IC4IP<2:02	>	_		IC3IP<2:0>		_	D	MA3IP<2:0>		0444
IPC12 0858	- 1		_	_	_	N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	_	_	—	_	0440
IPC14 085C	- :		_	_	_	(QEI1IP<2:0)>	_		PSEMIP<2:0	>	_	_	—	_	0440
IPC16 0860)		CRCIP<2:0	>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	—	_	4440
IPC19 0866	; _		_	_	_		—	—			CTMUIP<2:0	>	_	_	_		0040
IPC23 086E		— F	WM2IP<2:0)>	_	Р	WM1IP<2:	0>	_		_	_	_	_	_	_	4400
IPC24 0870	-																T

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

TABLE 4-34: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	_	—	_	_	_	_	—		NVMC)P<3:0>		0000
NVMADRL	072A								NVMAE)R<15:0>								0000
NVMADRH	072C	_	_	_	_	-	_	_	_				NVMADF	R<23:16>				0000
NVMKEY	072E			_	—	_		—	-				NVMKE	Y<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-35: SYSTEM CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	VREGSF	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	0	COSC<2:0>		—		NOSC<2:0>		CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	[OOZE<2:0>		DOZEN	F	RCDIV<2:0	>	PLLPOS	T<1:0>	_		F	LLPRE<	4:0>		0030
PLLFBD	0746	_	_	_	_	—	_	_				PLLD	IV<8:0>					0030
OSCTUN	0748	_	_	_	_	—	_	_	_	_				TUN≤	<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration Fuses.

TABLE 4-36: REFERENCE CLOCK REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFOCON	074E	ROON	—	ROSSLP	ROSEL		RODI	V<3:0>		_	_	—	_	_	—	_	-	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled
 - 0 = SPI1 module is enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 C1MD: ECAN1 Module Disable bit⁽²⁾ 1 = ECAN1 module is disabled 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit 1 = ADC1 module is disabled 0 = ADC1 module is enabled
- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP57	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP56	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		: Peripheral Ou -3 for periphera		is Assigned to mbers)	RP57 Output F	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

(see Table 11-3 for peripheral function numbers)

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP97	R<5:0>		
bit 15							bit 8

RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—		—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP97R<5:0>:** Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

bit 5-0

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FCY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

Mode	TCS	TGATE	TSYNC			
Timer	0	0	х			
Gated Timer	0	1	x			
Synchronous Counter	1	х	1			
Asynchronous Counter	1	x	0			

TABLE 12-1: TIMER MODE SETTINGS

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL
bit 15		•					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
-	-	-		-	-	-	R/W-0
OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		xH Output Pin	Ownorshin hit				
bit 15		odule controls	•				
		dule controls F					
bit 14		L Output Pin	•				
	1 = PWMx mo	odule controls	PWMxL pin				
	0 = GPIO mo	dule controls F	WMxL pin				
bit 13	POLH: PWM	xH Output Pin	Polarity bit				
		oin is active-low					
		oin is active-hig	•				
bit 12		L Output Pin F	•				
		in is active-low in is active-hig					
bit 11-10	PMOD<1:0>:	PWMx # I/O F	in Mode bits ⁽¹)			
	11 = Reserve	,					
		/O pin pair is ir /O pin pair is ir					
		O pin pair is in O pin pair is ir					
bit 9		verride Enable	•				
		<1> controls or					
		nerator contro	•	•			
bit 8	OVRENL: Ov	erride Enable	for PWMxL Pir	n bit			
	1 = OVRDAT	<0> controls or	utput on PWM	xL pin			
	•	nerator contro					
bit 7-6					de is Enabled b		
					by OVRDAT< by OVRDAT<0		
bit 5-4	FLTDAT<1:0	>: Data for PW	MxH and PWN	۰ ۸xL Pins if FLT	MOD is Enable	ed bits	
	If Fault is active	ve, PWMxH is	driven to the s	tate specified	by FLTDAT<1>.		
	If Fault is active	ve, PWMxL is	driven to the s	tate specified b	by FLTDAT<0>.		
bit 3-2	CLDAT<1:0>	: Data for PWN	/IxH and PWM	xL Pins if CLM	10D is Enabled	bits	
				•	ecified by CLDA		
		IS AULIVE. F VVI					
Note 1: The					enabled (PTEN		

REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

REGISTER 16-14: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWMx functions in local time base, this register contains the compare values that can trigger the ADC module.

17.2 QEI Control Registers

	REGISTER 17-1:	QEI1CON: QEI1 CONTROL REGISTER
--	----------------	--------------------------------

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7										
bit 15 bit 2 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 - intdividue W= Writable bit U = Unimplemented bit, read as '0' bit 15 GEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 13 GEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 100 = Modulo Count mode for position counter 100 = Next index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event initializes position counter with contents of QEI1IC register 100 = Index input event dees not affect position coun	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 0 Dit 7 Dit 7 Dit 7 Dit 7 Dit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' Dit 7 en value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 101 = Resets the position counter 101 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Module Count mode for position counter 101 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Index input event resets the position counter with contents of QEI1IC register	QEIEN	_	QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ⁽²⁾	IMV0 ⁽²⁾		
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation unter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event frees the position counter 111 = Reserved 112 = Rise index input event mees the position counter 11 = First index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event mees the position counter 10 = Next ind	bit 15							bit 8		
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation unter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event frees the position counter 111 = Reserved 112 = Rise index input event mees the position counter 11 = First index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event mees the position counter 10 = Next ind										
bit 7 bit 0 Legend: W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' 0 = Continues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0-: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Resets the position counter 101 = Resets the position counter when the position counter with contents of QEI1IC register 101 = Nexet input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 011 = Every index input event resets the position counter 012 = Nease B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 <t< td=""><td>U-0</td><td colspan="8"></td></t<>	U-0									
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 bit 14 Unimplemented: Read as '0' 0 bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Reserved 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 101 = First index vent after home event initializes position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 010 = Next index input event does not affect position counter 001 = Every index input event after home event initializes position counter with contents of QEI1IC register		INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	bit 7							bit 0		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	Logondy									
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 14 Unimplemented: Read as '0' 0' 0' Bit is cleared 0 = Continues module operation when device enters ldle mode 0 = Continues module operation in ldle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI11C register 100 = Second index event after home event initializes position counter with contents of QEI11C register 10 = Next index input event resets the position counter with contents of QEI11C register 101 = Every index input event resets the position counter 00 = Index input event does not affect position counter 001 = Every index input event genst bit ⁽²⁾ 1 = Phase B match occurs when QEB = 1 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEA = 1 015 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 015 = Phase A match occurs when QEA =		lo hit		hit	II – Unimplor	monted bit read	ac '0'			
bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 001 = Nevery index input eve					•					
 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index Match Value for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	-n = value a	PUR	I = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	lown		
bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 001 = Every index input event for position counter 001 = Index input event does not affect position counter 000 = Index input event does not affect position counter 001 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0it 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0it 7 Unimplemented: Read as '0'	bit 15	1 = Module co	ounters are ena	abled						
 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event operation when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 14	Unimplemen								
 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event QEB = 1 0 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 13	QEISIDL: QE	I Stop in Idle M	lode bit						
 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0 = Phase B match occurs when QEB = 0 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0 = Phase A match occurs when QEA = 0 						dle mode				
 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 12-10	PIMOD<2:0>	: Position Cour	nter Initializatio	on Mode Selec	t bits ⁽¹⁾				
1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'		110 = Modulo 101 = Resets 100 = Second 011 = First in 010 = Next in 001 = Every i	b Count mode f the position co d index event a dex event after idex input even index input even	bunter when the fter home event home event in t initializes the put resets the p	e position cou at initializes posi nitializes positi position coun position counte	sition counter wit on counter with ter with contents	h contents of C contents of QE	EI1IC register		
0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 9	IMV1: Index I	Match Value for	⁻ Phase B bit ⁽²)					
bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'										
1 = Phase A match occurs when QEA = 10 = Phase A match occurs when QEA = 0bit 7Unimplemented: Read as '0'					N					
0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 8				1					
bit 7 Unimplemented: Read as '0'										
	bit 7									
		•			inters onerate	as timers and th		> hits are		

Note 1: When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

24.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Peripheral Trigger Generator (PTG)" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

24.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands, called "Steps", that the user writes to the PTG Queue registers (PTGQUE0-PTGQUE7), which perform operations, such as wait for input signal, generate output trigger and wait for timer.

The PTG module has the following major features:

- Multiple clock sources
- Two 16-bit general purpose timers
- Two 16-bit general limit counters
- Configurable for rising or falling edge triggering
- Generates processor interrupts to include:
 - Four configurable processor interrupts
 - Interrupt on a Step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to receive trigger signals from these peripherals:
 - ADC
 - PWM
 - Output Compare
 - Input Capture
 - Op Amp/Comparator
 - INT2
- Able to trigger or synchronize to these peripherals:
 - Watchdog Timer
 - Output Compare
 - Input Capture
 - ADC
 - PWM
- Op Amp/Comparator

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
	—	—	_	—		—	_					
bit 15							bit					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0					
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown					
							-					
bit 15-7	Unimplemen	ted: Read as	ʻ0'									
oit 6-4	CFSEL<2:0>	: Comparator	Filter Input Clo	ock Select bits								
		111 = T5CLK ⁽¹⁾										
	110 = T4CLK											
	101 = T3CLK	(⁽¹⁾										
	100 = T2CLK	(2)										
	011 = Reserv											
	010 = SYNC	01 ⁽³⁾										
	001 = Fosc ⁽⁴	1)										
	000 = FP ⁽⁴⁾											
bit 3		comparator Filt	er Enable bit									
	1 = Digital filt											
	•	er is disabled										
bit 2-0	CFDIV<2:0>:	: Comparator F	ilter Clock Div	vide Select bits								
	111 = Clock	111 = Clock Divide 1:128										
	110 = Clock	110 = Clock Divide 1:64										
	101 = Clock	101 = Clock Divide 1:32										
	100 = Clock	100 = Clock Divide 1:16										
	011 = Clock											
	010 = Clock											
	001 = Clock											
	000 = Clock	Divide 1:1										
Note 1: S	See the Type C Ti	mer Block Diag	gram (Figure 1	3-2).								
	See the Type B Ti											
•					D: (E)							

REGISTER 25-6: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

- 3: See the High-Speed PWMx Module Register Interconnection Diagram (Figure 16-2).
 - 4: See the Oscillator System Diagram (Figure 9-1).

27.2 User ID Words

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices contain four User ID Words, located at addresses, 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 27-3.

TABLE 27-3:USER ID WORDS REGISTER
MAP

File Name	ne Address Bits 23-16		Bits 15-0
FUID0	0x800FF8	_	UID0
FUID1	0x800FFA	_	UID1
FUID2	0x800FFC	_	UID2
FUID3	0x800FFE	_	UID3

Legend: — = unimplemented, read as '1'.

27.3 On-Chip Voltage Regulator


All of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family incorporate an onchip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-5 located in **Section 30.0 "Electrical Characteristics"**.

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE

REGULATOR^(1,2,3)



27.4 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 30-22 of **Section 30.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.




FIGURE 30-12: QEA/QEB INPUT CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-31: QUADRATURE DECODER TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHAR	ACTERIST	rics	Standard Ope (unless other Operating tem	wise state	ed) -40°C ≤	3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Typ. ⁽²⁾ Max.		Units	Conditions
TQ30	TQUL	Quadrature Input Low Time	6 Tcy		ns	
TQ31	TQUH	Quadrature Input High Time	6 Tcy	—	ns	
TQ35	TQUIN	Quadrature Input Period	12 TCY	_	ns	
TQ36	TQUP	Quadrature Phase Period	3 TCY	—	ns	
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)
TQ41	TQUFH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down	Current (IPD)							
HDC60e 1400 2500 μA +150					3.3V	Base Power-Down Current (Notes 1, 3)		
HDC61c	15	—	μA	+150°C	3.3V	Watchdog Timer Current: ∆IwDT (Notes 2, 4)		

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC44e	12	30	mA	+150°C 3.3V 40 MIPS			

TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			(unless othe	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Max	Units	Conditions				
HDC20	9	15	mA	+150°C 3.3V 10 MIPS				
HDC22	16	25	mA	+150°C 3.3V 20 MIPS				
HDC23	30	50	mA	+150°C 3.3V 40 MIPS				

TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +150^\circ C \end{array}$					
Parameter No.	Typical	Мах	Doze Ratio	Units	Conditions			
HDC72a	24	35	1:2	mA				
HDC72f ⁽¹⁾	14	—	1:64	mA	+150°C 3.3V		40 MIPS	
HDC72g ⁽¹⁾	12		1:128	mA	1			

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν	44		
Number of Pins per Side	ND	12		
Number of Pins per Side	NE	10		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

Section Name	Update Description
Section 30.0 "Electrical	These SPI2 Timing Requirements were updated:
Characteristics" (Continued)	 Maximum value for Parameter SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-36, Table 30-37, and Table 30-38)
	 Maximum value for Parameter SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-40 and Table 30-42)
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-43)
	These SPI1 Timing Requirements were updated:
	Maximum value for Parameters SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-44, Table 30-45, and Table 30-46)
	Maximum value for Parameters SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-47 through Table 30-50)
	 Minimum value for Parameters SP40 and SP41 see Table 30-44 through Table 30-50)
	Updated all Typical values for the CTMU Current Source Specifications (see Table 30-55).
	Updated Note1, the Maximum value for Parameter AD06, the Minimum value for AD07, and the Typical values for AD09 in the ADC Module Specifications (see Table 30-56).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 30-57).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 30-58).
	Updated the Minimum and Maximum values for Parameter AD21b in the 10-bit Mode ADC Module Specifications (see Table 30-58).
	Updated Note 2 in the ADC Conversion (12-bit Mode) Timing Requirements (see Table 30-59).
	Updated Note 1 in the ADC Conversion (10-bit Mode) Timing Requirements (see Table 30-60).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)