

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details


E·XEI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gp506-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Pin Diagrams (Continued)**



### **REGISTER 3-1:** SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup> 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	<ul> <li>OV: MCU ALU Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>
bit 1	<ul> <li><b>Z:</b> MCU ALU Zero bit</li> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	<b>C:</b> MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1: 2:	This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority

- Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- 4: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

IABLE 4-2	23: E	CAN1 I	REGIST	ER MA	P WHE	N WIN	(CICIE	<l1<0></l1<0>	•) = 1 FC	OR dsPIC	33EPX	XXMC/G	P50X D	EVICES	ONLY (		NUED)	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	:15:8>				EID<7:0>					xxxx			
C1RXF15SID	047C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	:15:8>							EID<	7:0>				xxxx

#### ECANI DECISTED MAD WHEN WIN (CICTDI 1 -0.) 1 EOD doDIC22EDXXXMC/CDE0X DEVICES ONLY (CONTINUED) TARIE 1 22.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 4.8 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture uses a 24-bit-wide Program Space (PS) and a 16-bit-wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

### TABLE 4-65: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	m Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XXX	***	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	xxx xxxx	XXXX XX	***	

### FIGURE 4-22: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION




# 9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS70580) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.

### FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM



2: The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

Input Name <sup>(1)</sup>	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1 <sup>(3)</sup>	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2 <sup>(3)</sup>	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A <sup>(3)</sup>	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B <sup>(3)</sup>	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index <sup>(3)</sup>	INDX1	RPINR15	INDX1R<6:0>
QEI1 Home <sup>(3)</sup>	HOME1	RPINR15	HOM1R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
CAN1 Receive <sup>(2)</sup>	C1RX	RPINR26	C1RXR<6:0>
PWM Sync Input 1 <sup>(3)</sup>	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead-Time Compensation 1 <sup>(3)</sup>	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead-Time Compensation 2 <sup>(3)</sup>	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead-Time Compensation 3 <sup>(3)</sup>	DTCMP3	RPINR39	DTCMP3R<6:0>

### TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

**Note 1:** Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

NOTES:

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPC	LK<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CHOPC	LK<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15 bit 14-10 bit 9-0	1 = Chop clos 0 = Chop clos Unimplemen CHOPCLK<9 The frequence	Enable Chop ck generator is ck generator is ted: Read as ' 9:0>: Chop Clo y of the chop c ncy = (FP/PCL)	enabled disabled 0' ck Divider bits lock signal is g	given by the fo	ollowing expressi + 1)	on:	

### REGISTER 16-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

### REGISTER 16-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

## REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

bit 2	<b>HOMIEN:</b> Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 1	<b>IDXIRQ:</b> Status Flag for Index Event Status bit 1 = Index event has occurred 0 = No Index event has occurred
bit 0	<b>IDXIEN:</b> Index Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

#### 18.3 SPIx Control Registers

#### R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 SPIEN SPISIDL SPIBEC<2:0> \_\_\_\_\_ bit 15 R/W-0 R/W-0 R/W-0 R/C-0, HS R/W-0 R/W-0 R-0, HS, HC R-0, HS, HC SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF bit 7 Legend: C = Clearable bit HS = Hardware Settable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables the module and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins 0 = Disables the module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues the module operation when device enters Idle mode 0 = Continues the module operation in Idle mode bit 12-11 Unimplemented: Read as '0' bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPIx transfers that are pending. Slave mode: Number of SPIx transfers that are unread. SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) bit 7 1 = SPIx Shift register is empty and Ready-To-Send or receive the data 0 = SPIx Shift register is not empty bit 6 SPIROV: SPIx Receive Overflow Flag bit

#### REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

1 = A new byte/word is completely received and discarded; the user application has not read the previous data in the SPIxBUF register 0 = No overflow has occurred SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode)

- 1 = RX FIFO is empty
- 0 = RX FIFO is not empty

#### bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)

- 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set)
  - 110 = Interrupt when last bit is shifted into SPIxSR and as a result, the TX FIFO is empty
  - 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete
  - 100 = Interrupt when one data is shifted into the SPIxSR and as a result, the TX FIFO has one open memory location
  - 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set)
  - 010 = Interrupt when the SPIx receive buffer is 3/4 or more full
  - 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set)
  - 000 = Interrupt when the last data in the receive buffer is read and as a result, the buffer is empty (SRXMPT bit is set)

bit 5

bit 8

bit 0

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
—	—	—	DNCNT4	DNCNT3	DNCNT2	DNCNT1	DNCNT0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Bit is unknown		
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	iber bits					
	10010-11111 = Invalid selection 10001 = Compares up to Data Byte 3, bit 6 with EID<17>								
	•								
	•								
	•								
		npares up to Da s not compare	•	7 with EID<0>					

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

### REGISTER 21-16: CxRXFnSID: ECANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

RW-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x         SID10       SID9       SID8       SID7       SID6       SID5       SID4       SID3         bit 15       bit 15       bit 8       bit 8       bit 8       bit 8       bit 8         R/W-x       R/W-x       R/W-x       U-0       R/W-x       U-0       R/W-x       R/W-x         SID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       5ID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       -       -       EID17       EID16       bit 0       bit 0         Legend:       R       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       - <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>								
bit 15 bit 2 bit 3 bit 8 bit 8 bit 8 bit 7 bit 7 bit 9 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 0 bit 1 bit 9 bit 1 bit 9 bit 1 bit 1 bit 9 bit 1	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
R/W-x       R/W-x       U-0       R/W-x       U-0       R/W-x       R/W-x         SID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       bit 0         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses       Ignores EXIDE bit.       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       bit 1-0       EID       EID         bit 1-0       EID       Extended Identifier bits       1 = Message address bit, EIDx, must be '1' to match filter	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
SID2       SID1       SID0       —       EXIDE       —       EID17       EID16         bit 7       bit 0	bit 15	÷						bit 8
SID2       SID1       SID0       —       EXIDE       —       EID17       EID16         bit 7       bit 0								
bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       x = Bit is unknown         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit       If MIDE = 1:         1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses       If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter       1 = Message address bit, EIDx, must be '1' to match filter	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	SID2	SID1	SID0	_	EXIDE		EID17	EID16
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses       0 = Matches only messages with Standard Identifier addresses         1f MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         a Matches bit, EIDx, must be '1' to match filter	bit 7							bit 0
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Message Sit, SIDE       5         bit 2       Unimplemented: Read as '0'         bit 2       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 1-0       EID         if MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         a Message address bit, EIDx, must be '1' to match filter								
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         o = Message address bit, SIDx, must be '1' to match filter       0' = Bit is cleared       x = Bit is unknown         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.       If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter       1 = Message address bit, EIDx, must be '1' to match filter	Legend:							
bit 15-5       SID<10:0>: Standard Identifier bits         1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses         1 f MIDE = 0:         Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses       0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         I= Message address bit, EIDx, must be '1' to match filter	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
If MIDE = 1:         1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:         Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	bit 4	0 = Message	address bit, SI	Dx, must be '				
bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	bit 3	<u>If MIDE = 1:</u> 1 = Matches 0 = Matches <u>If MIDE = 0:</u>	only messages only messages	with Extende				
1 = Message address bit, EIDx, must be '1' to match filter	bit 2	Unimplemen	ted: Read as '	כ'				
	bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
		•						

# 22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edges
- · Precise Time Measurement Resolution of 1 ns
- Accurate Current Source Suitable for Capacitive Measurement
- On-Chip Temperature Measurement using a Built-in Diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 15		1		11			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_
bit 7				1 1		1	bit (
Legend:							
R = Readabl	le bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit			
	1 = Edge 1 is	s edge-sensitive	9				
	•	s level-sensitive					
bit 14		dge 1 Polarity					
		s programmed f					
L:1 40 40	•	s programmed f	•	•			
bit 13-10	1xxx = Rese	:0>: Edge 1 So	urce Select bits	5			
	01xx = Rese						
	0011 = CTEE						
	0010 = CTEE	•					
	0001 = OC1						
hit O	0000 = Timer		:+				
bit 9		Edge 2 Status b		vritten to control	the odge cou	reo	
	1 = Edge 2 h				the edge sou	ice.	
		as not occurred	1				
bit 8	EDG1STAT: E	Edge 1 Status b	it				
			1 and can be v	vritten to control	the edge sou	rce.	
	1 = Edge 1 h						
	-	as not occurred					
bit 7		Edge 2 Edge Sa		Selection bit			
		s edge-sensitive s level-sensitive					
bit 6	•	dge 2 Polarity					
Sit 0		s programmed f		dae response			
		s programmed f					
bit 5-2	EDG2SEL<3	:0>: Edge 2 So	urce Select bits	3			
	1111 <b>= Rese</b>	rved					
	01xx = Rese						
	0100 = CMP <sup>2</sup> 0011 = CTEE						
	0010 = CTEE						
		Ji pili					
	0001 = OC1	module					
		module					

### REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGWHI(1)	0000	PWM Special Event Trigger. <sup>(3)</sup>
	or <sub>PTGWLO</sub> (1)	0001	PWM master time base synchronization output. <sup>(3)</sup>
		0010	PWM1 interrupt. <sup>(3)</sup>
		0011	PWM2 interrupt. <sup>(3)</sup>
		0100	PWM3 interrupt. <sup>(3)</sup>
		0101	Reserved.
		0110	Reserved.
		0111	OC1 Trigger event.
		1000	OC2 Trigger event.
		1001	IC1 Trigger event.
		1010	CMP1 Trigger event.
		1011	CMP2 Trigger event.
		1100	CMP3 Trigger event.
		1101	CMP4 Trigger event.
		1110	ADC conversion done interrupt.
		1111	INT2 external interrupt.
	PTGIRQ(1)	0000	Generate PTG Interrupt 0.
		0001	Generate PTG Interrupt 1.
		0010	Generate PTG Interrupt 2.
		0011	Generate PTG Interrupt 3.
		0100	Reserved.
		•	•
		•	•
		•	•
	(2)	1111	Reserved.
	PTGTRIG <sup>(2)</sup>	00000	PTGO0.
		00001	PTGO1.
		•	•
		•	•
		•	•
		11110	PTGO30.
		11111	PTGO31.

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

### REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3) (CONTINUED)

bit 7-6	EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits					
	<ul> <li>11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)</li> <li>10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)</li> </ul>					
	If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output.					
	If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output.					
	01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity-selected comparator output (while CEVT = 0)					
	If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output.					
	If CPOL = 0 (non-inverted polarity): Low-to-high transition of the comparator output					
	00 = Trigger/event/interrupt generation is disabled					
bit 5	Unimplemented: Read as '0'					
bit 4	CREF: Comparator Reference Select bit (VIN+ input) <sup>(1)</sup>					
	<ul> <li>1 = VIN+ input connects to internal CVREFIN voltage<sup>(2)</sup></li> <li>0 = VIN+ input connects to CxIN1+ pin</li> </ul>					
bit 3-2	Unimplemented: Read as '0'					
bit 1-0	CCH<1:0>: Op Amp/Comparator Channel Select bits <sup>(1)</sup>					
	<ul> <li>11 = Unimplemented</li> <li>10 = Unimplemented</li> <li>01 = Inverting input of the comparator connects to the CxIN2- pin<sup>(2)</sup></li> <li>00 = Inverting input of the op amp/comparator connects to the CxIN1- pin</li> </ul>					

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
  - 2: This output is not available when OPMODE (CMxCON<10>) = 1.

# TABLE 30-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	RACTERIS	rics				<b>V to 3.6V</b> +85°C for Industrial +125°C for Extended	
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	15	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1	1.5 Tcy + 40	—		ns	(Note 4)

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

### 33.1 Package Marking Information (Continued)



### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
D	MIN	NOM	MAX		
Number of Leads	N	64			
Lead Pitch	е	0.50 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

# INDEX

### Α

	1
AC Characteristics	1
10-Bit ADC Conversion Requirements 46	5
12-Bit ADC Conversion Requirements 46	3
ADC Module45	9
ADC Module (10-Bit Mode)461, 47	3
ADC Module (12-Bit Mode)	3
Capacitive Loading Requirements on	
Output Pins	3
DMA Module Requirements	
ECANx I/O Requirements45	
External Clock41	
High-Speed PWMx Requirements	
I/O Timing Requirements41	
I2Cx Bus Data Requirements (Master Mode) 45	1
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture x Requirements	
Internal FRC Accuracy	
Internal LPRC Accuracy	
Internal RC Accuracy	
Load Conditions	
OCx/PWMx Mode Requirements	
Op Amp/Comparator Voltage Reference	•
Settling Time Specifications	7
Output Compare x Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer,	4
Power-up Timer Requirements	7
Fower-up filler Requirements	
SPI1 Master Mode (Full Dupley, CKE = 0, CKP = v	'
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Pequirements	
SMP = 1) Requirements	
SMP = 1) Requirements44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,	1
SMP = 1) Requirements44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44	1
SMP = 1) Requirements44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44 SPI1 Master Mode (Half-Duplex, Transmit Only)	-1 -0
SMP = 1) Requirements	-1 -0 -9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,       44         SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43	-1 -0 -9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,       44         SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0,       43	-1 -0 -9 -8
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,       44         SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0,       43         CKP = 0, SMP = 0) Requirements       44	-1 -0 -9 -8
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0,       44         SPI1 Slave Mode (Full-Duplex, CKE = 0,       44	-1 -0 -9 -8 -9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44	-1 -0 -9 -8 -9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1,       44	1 0 9 8 9 .9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44	1 0 9 8 9 .9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1,       44         SPI1 Slave Mode (Full-Duplex, CKE = 1,       44	1 9 8 9 7 3
SMP = 1) Requirements         44           SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements         44           SPI1 Master Mode (Half-Duplex, Transmit Only)         43           Requirements         43           SPI1 Maximum Data/Clock Rate Summary         43           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements         44	1 0 9 8 9 7 3 5
SMP = 1) Requirements         44           SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements         44           SPI1 Master Mode (Half-Duplex, Transmit Only)         43           Requirements         43           SPI1 Maximum Data/Clock Rate Summary         43           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements         44           SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI         44	-1 -0 -9 -8 -9 -7 -3 -5 P
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42	-1 -0 -9 -8 -9 -7 -3 -5 P
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1,       42	1 9 8 9 7 3 5 9 9
SMP = 1) Requirements         44           SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements         44           SPI1 Master Mode (Half-Duplex, Transmit Only)         43           Requirements         43           SPI1 Maximum Data/Clock Rate Summary         43           SPI1 Maximum Data/Clock Rate Summary         43           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements         44           SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements         44           SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements         42           SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements         42	1 9 8 9 7 3 5 9 9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, Transmit Only)       42	1 0 9 8 9 7 3 5 P 9 8
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements       42	1 0 9 8 9 7 3 5 P 9 8 7 3 5 P 9
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements       42         SPI2 Master Mode (Half-Duplex, Transmit Only)       42         SPI2 Maximum Data/Clock Rate Summary       42	1 0 9 8 9 7 3 5 P 9 8 7 3 5 P 9
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements42SPI2 Maximum Data/Clock Rate Summary42SPI2 Maximum Data/Clock Rate Summary42SPI2 Slave Mode (Full-Duplex, CKE = 0,42SPI2 Slave Mode (Full-Duplex, CKE = 0,42	1 0 9 8 9 7 3 5 P 9 8 7 6
SMP = 1) Requirements       44         SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       44         SPI1 Master Mode (Half-Duplex, Transmit Only)       43         Requirements       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Maximum Data/Clock Rate Summary       43         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements       44         SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements       44         SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements       42         SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements       42         SPI2 Maximum Data/Clock Rate Summary       42         SPI2 Maximum Data/Clock Rate Summary       42         SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements       43	1 0 9 8 9 7 3 5 P 9 8 7 6 7
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Maximum Data/Clock Rate Summary42SPI2 Maximum Data/Clock Rate Summary42SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMI	1 0 9 8 9 7 3 5 P 9 8 7 6 7 P
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Maximum Data/Clock Rate Summary42SPI2 Maximum Data/Clock Rate Summary42SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMI43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMI = 0) Requirements43	1 0 9 8 9 7 3 5 P 9 8 7 6 7 P
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements42SPI2 Maximum Data/Clock Rate Summary42SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMI = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMI = 0) Requirements43	1 0 98 9 7 3 5P9 8 76 7P5
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements43	1 0 98 9 7 3 5P9 8 76 7P5
SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements43SPI1 Maximum Data/Clock Rate Summary43SPI1 Maximum Data/Clock Rate Summary43SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMI = 1) Requirements42SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements42SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements42SPI2 Maximum Data/Clock Rate Summary42SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMI = 0) Requirements43SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMI = 0) Requirements43	1 0 98 9 7 3 5P9 8 76 7P5 1

Timer1 External Clock Requirements	418
Timer2/Timer4 External Clock Requirements	419
Timer3/Timer5 External Clock Requirements	419
UARTx I/O Requirements	454
ADC	
Control Registers	325
Helpful Tips	324
Key Features	321
Resources	324
Arithmetic Logic Unit (ALU)	44
Assembler	
MPASM Assembler	398
В	
_	
Bit-Reversed Addressing	
Example	
Implementation	
Sequence Table (16-Entry)	116
Block Diagrams	
Data Access from Program Space	
Address Generation	
16-Bit Timer1 Module	
ADC Conversion Clock Period	323
ADC with Connection Options for ANx Pins	
and Op Amps	
Arbiter Architecture	
BEMF Voltage Measurement Using ADC	
Boost Converter Implementation	
CALL Stack Frame	
Comparator (Module 4)	
Connections for On-Chip Voltage Regulator	
CPU Core	
CRC Module	
CRC Shift Engine	
CTMU Module	
Digital Filter Interconnect	
DMA Controller Module	
dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/5	
and PIC24EPXXXGP/MC20X	
ECAN Module	
EDS Read Address Generation	
EDS Write Address Generation	
Example of MCLR Pin Connections	
High-Speed PWMx Architectural Overview	
High-Speed PWMx Register Interconnection	228
I2Cx Module	
Input Capture x	
Interleaved PFC	
Multiphase Synchronous Buck Converter	
Multiplexing Remappable Output for RPn	
Op Amp Configuration A	
Op Amp Configuration B	
Op Amp/Comparator Voltage Reference Module	
Op Amp/Comparator x (Modules 1, 2, 3)	
Oscillator System	
Output Compare x Module	
PLL	
Programmer's Model	
PTG Module	
Quadrature Encoder Interface	
Recommended Minimum Connection	