

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gp506-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR		US1 ⁽¹⁾	US0 ⁽¹⁾	EDT ^(1,2)	DL2 ⁽¹⁾	DL1 ⁽¹⁾	DL0 ⁽¹⁾
bit 15							bit 8
							
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA(1)	SATB	SATDW ⁽¹⁾	ACCSAT(1)	IPL3(3)	SFA	RND ⁽¹⁾	IF ⁽¹⁾
bit 7							bit 0
Legend:		C - Clearable	hit				
R = Reada	hle hit	W = Writable	hit	U = Unimple	mented hit read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			1				
bit 15	VAR: Variable	e Exception Pro	ocessing Later	ncy Control bit			
	1 = Variable e	exception proce	essing latency	is enabled			
	0 = Fixed exc	eption process	ing latency is	enabled			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13-12	US<1:0>: DS	P Multiply Uns	igned/Signed (Control bits ⁽¹⁾			
	11 = Reserve	ed nine multiplies	are mixed sign	,			
	01 = DSP eng	gine multiplies	are unsigned	1			
	00 = DSP eng	gine multiplies	are signed				
bit 11	EDT: Early DO	D Loop Termina	ation Control bi	it(1,2)			
	1 = Terminate 0 = No effect	es executing DO	loop at end o	f current loop	iteration		
bit 10-8	DL<2:0>: DO	Loop Nesting I	Level Status bi	ts ⁽¹⁾			
	111 = 7 do lo	ops are active					
	•						
	•						
	001 = 1 DO IO	on is active					
	000 = 0 DO lo	ops are active					
bit 7	SATA: ACCA	Saturation En	able bit ⁽¹⁾				
	1 = Accumula 0 = Accumula	ator A saturatio ator A saturatio	n is enabled n is disabled				
bit 6	SATB: ACCB	Saturation En	able bit ⁽¹⁾				
	1 = Accumula	ator B saturatio	n is enabled				
	0 = Accumula	ator B saturatio	n is disabled				
bit 5	SATDW: Data	a Space Write f	from DSP Eng	ine Saturation	Enable bit ⁽¹⁾		
	1 = Data Space	ce write satura ce write satura	tion is enabled tion is disabled	1			
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	elect bit ⁽¹⁾			
	1 = 9.31 satu	ration (super sa	aturation)				
	0 = 1.31 satu	ration (normal	saturation)				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 (3)			
	1 = CPU Inter	rrupt Priority Le	evel is greater	than 7			
	0 = CPU inter	riupt Priority Le	evel is / or less	5			
Note 1: 2:	This bit is available This bit is always r	e on dsPIC33E read as '0'.	PXXXMC20X/	50X and dsPI	C33EPXXXGP	50X devices on	ly.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

File Name Addr. Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 00 All Reset OC1CON1 0900 — — OCSIDL CCTSEL<2.0> — ENFLT8 ENFLT8 — OCFIT8 OCFIT8<	IADLL 4	+- I U.	001	FULC			CUGII	OUTFU			KE013		F						
OC1CON1 0900 — — ENFLTB ENFLTB ENFLTB OCFLTB OCFLTB OCFLTA TRIGMODE OCM<2:0> 0000 OC1CON2 9902 FLTMD FLTOUT FLTRIEN OCINV — — — OC32 OCTRIG TRIGSTAT OCFLTB OCFLTA TRIGMODE OCM<2:0> 0000 OC100N2 9902 FLTMD FLTRIEN OCINV — — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL-4:0> 0000 OC100N2 9906 — — OUDUT Compare 1 Register	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON2 0902 FLTMD FLTNIEN OCINV — — OC22 OCTRIG TRIGSTAT OCTRIS SYNCSEL4:0> 0000 OC1RN 0906	OC1CON1	0900	_	—	OCSIDL	C	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>	•	0000
0C1RS 0904	OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC1R 096	OC1RS	0904							Outp	out Compare	e 1 Seconda	ary Register							xxxx
0C1TMR 0908	OC1R	0906								Output Co	mpare 1 Re	egister							xxxx
OC2CON1 090A — OCSIDL C_TSEL<2:> — ENFLTB ENFLTB M OCFLTB OCFLTA TRIGMODE OCM 000000000000000000000000000000000000	OC1TMR	0908								Timer V	alue 1 Regi	ster							xxxx
OC2CON2 0900 FLTMU FLTMU FLTNIEN OCINV - - OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4:0> OOD OC2R 0906 - - OC4 Corras SYNCSEL4:0> OOD OOD OC2R OOD Corras SYNCSEL4:0> OOD OO	OC2CON1	090A		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2RS 0906 Image: Second Windows Condows	OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	2 OCTRIG TRIGSTAT OCTRIS SYNCSEL<4:0>					000C			
OC2R 0910 UNIC UNIC UNIC UNIC UNIC UNIC UNIC UNIC	OC2RS	090E	Output Compare 2 Secondary Register									xxxx							
OC2TMR 0912 Image: Second	OC2R	0910	Output Compare 2 Register x								xxxx								
OC3CON1 0914 — — OCSIDL OCTSEL<2:> — ENFLTB ENFLTA — OCFLTB OCFLTA TRIGMODE OCM<2:>> 000000000000000000000000000000000000	OC2TMR	0912								Timer V	alue 2 Regi	ster							xxxx
OC3CON20916FLTMDFLTOUTFLTRIENOCINV———OC32OCTRIGTRIGSTATOCTRISSYNCSEL4:0>0000OC3RS09180918	OC3CON1	0914		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC3Rs 0918 Output Compare 3 Secondary Register xxxx OC3R 091A	OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC3R 091A	OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							xxxx
OC3TMR 091C	OC3R	091A								Output Co	mpare 3 Re	egister							xxxx
OC4CON1 091E — OCSIDL OCTSEL<2:··· — ENFLTB ENFLTB OCFLTB OCFLTB OCFLTA TRIGMODE OCM<2:0> 000000000000000000000000000000000000	OC3TMR	091C								Timer V	alue 3 Regi	ster							xxxx
OC4CON2 0920 FLTMD FLTRIEN OCINV — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL<4:0> 000000000000000000000000000000000000	OC4CON1	091E	—	—	OCSIDL	0	CTSEL<2:	0>	_	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4Rs0922Output Compare 4 Secondary RegisterxxxxOC4R0924Output Compare 4 RegisterxxxxOC4TMR0926Timer Value 4 Registerxxxx	OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC4R 0924 Output Compare 4 Register xxxx OC4TMR 0926 Timer Value 4 Register xxxx	OC4RS	0922							Outp	out Compare	e 4 Seconda	ary Register							xxxx
OC4TMR 0926 Timer Value 4 Register xxxx	OC4R	0924								Output Co	mpare 4 Re	egister							xxxx
	OC4TMR	0926		Timer Value 4 Register xxxx							xxxx								

TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

				(,			
R/SO-0 ⁽¹	⁾ R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	NVMSIDL ⁽²⁾			—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	—	—	<u> </u>	NVMOP3 ^(3,4)	NVMOP2 ^(3,4)	NVMOP1 ^(3,4)	NVMOP0 ^(3,4)
bit 7							bit 0
						_	
Legend:		SO = Settab	le Only bit				
R = Reada	ble bit	W = Writable	e bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is clea	ired	x = Bit is unkn	iown
bit 15	WR: Write Co 1 = Initiates a cleared by 0 = Program	ntrol bit ⁽¹⁾ a Flash memo y hardware o or erase oper	ory program or nce the operati ation is comple	erase operation on is complete ate and inactive	on; the operatio	n is self-timed	and the bit is
bit 14	WREN: Write 1 = Enables F 0 = Inhibits Fl	Enable bit ⁽¹⁾ ⁻ lash program ash program/	n/erase operati ⁄erase operatio	ons			
bit 13	WRERR: Writ 1 = An improp on any se 0 = The progr	e Sequence E per program of t attempt of th ram or erase	Error Flag bit ⁽¹⁾ rerase sequence e WR bit) operation comp	ce attempt or ter	mination has oc	curred (bit is se	t automatically
bit 12	NVMSIDL: N\ 1 = Flash volt 0 = Flash volt	/M Stop in Idl age regulator age regulator	e Control bit ⁽²⁾ goes into Star is active durin	ndby mode duri g Idle mode	ng Idle mode		
bit 11-4	Unimplement	ted: Read as	'0'	-			
bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,3,4) 1111 = Reserved 1100 = Reserved 1011 = Reserved 1000 = Reserved 1011 = Reserved 1010 = Reserved 0011 = Memory page erase operation 0010 = Reserved 0011 = Memory double-word program operation ⁽⁵⁾ 0000 = Reserved							
Note 1: 2: 3: 4: 5:	These bits can only If this bit is set, the (TVREG) before Fla All other combination Execution of the PV Two adjacent word	/ be reset on a re will be mini sh memory be ons of NVMO wRSAV instruct s on a 4-word	a POR. mal power sav ecomes operat P<3:0> are uni tion is ignored I boundary are	rings (IIDLE) and ional. implemented. while any of the programmed d	d upon exiting lo e NVM operatio uring execution	the mode, there ns are in progra	is a delay ess. on.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit 8	
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С	
bit 7						-	bit 0	
								1

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

Legend:	C = Clearable bit		-
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)

- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
			DMA0MD ⁽¹⁾				
_	_	_	DMA1MD ⁽¹⁾	PTGMD	_	_	_
			DMA2MD ⁽¹⁾	1 TOME			
			DMA3MD ⁽¹⁾				
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-5	Unimplement	ted: Read as '	D'				
bit 4	DMA0MD: DN	/A0 Module Di	sable bit ⁽¹⁾				
	1 = DMA0 mo	dule is disable	d				
	0 = DMA0 mo	dule is enable	d 				
	DMA1MD: DN	/A1 Module Di	sable bit(")				
	1 = DMA1 mo 0 = DMA1 mo	dule is disable	d d				
			sable bit(1)				
	1 = DMA2 mo	dule is disable	d				
	0 = DMA2 mo	dule is enable	d				
	DMA3MD: DN	/A3 Module Di	sable bit ⁽¹⁾				
	1 = DMA3 mo	dule is disable	d				
	0 = DMA3 mo	dule is enable	b				
bit 3	PTGMD: PTG	Module Disab	le bit				
	1 = PTG mod	ule is disabled					
	$0 = PIG \mod 1$	uie is enabled	-1				
DIT 2-0	Unimplement	tea: Read as '	J.				
Note 1: Th	nis single bit ena	ables and disat	oles all four DM	A channels.			

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

11.7 **Peripheral Pin Select Registers**

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT1R<6:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	-	—	—	_	—	—
bit 7	•		•	•			bit 0

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 14-8 INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 0000001 = Input tied to CMP1 0000000 = Input tied to Vss bit 7-0 Unimplemented: Read as '0'

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

	5444.0	D 44/ 0	D 444 0		D 44/ 0	D 444 0	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				SYNCI1R<6:0)>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—	—	_
bit 7				-	•		bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplemer	nted: Read as '0)'				
bit 14-8	SYNCI1R<6: (see Table 11	SYNCI1R<6:0>: Assign PWM Synchronization Input 1 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)					
	1111001 = Input tied to RPI121						
	0000001 = I	nout tied to CME	21				
	0000000 = 1	nput tied to Vss					
bit 7-0	Unimplemer	nted: Read as '0)'				

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP35	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				0000			

REGISTER 11-18: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP20	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP35R<5:0>: Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-19: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP37	′R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP36	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP37R<5:0>: Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP36R<5:0>: Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)



FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)



FIGURE 13-1:TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0	CH0SA<4:0>: Channel 0 Positive Input Select for Sample MUXA bits ⁽¹⁾
	11111 = Open; use this selection with CTMU capacitive and time measurement
	11110 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEMP)
	11101 - Reserved
	11011 = Reserved
	11010 = Channel 0 positive input is the output of OA3/AN6 ^(2,3)
	11001 = Channel 0 positive input is the output of OA2/AN0 ⁽²⁾
	11000 = Channel 0 positive input is the output of OA1/AN3 ⁽⁻⁾
	•
	•
	•
	10000 = Reserved
	01111 = Channel 0 positive input is AN15 ^(1,3)
	01110 = Channel 0 positive input is AN14 ^(1,3)
	01101 = Channel 0 positive input is AN13 ^(1,3)
	•
	•
	• (1 2)
	00010 = Channel 0 positive input is AN2 ^(1,3)
	00001 = Channel 0 positive input is AN1(1,3)
	00000 = Channel 0 positive input is AN0(',3)

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.
 - 3: See the "Pin Diagrams" section for the available analog channels for each device.

REGISTER 24-6:	PTGSDLIM: PTG STEP DELAY LIMIT REGISTER ^(1,2)

					· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSE)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			it	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

Note 1: A base Step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter Typ. Max.		Units	Conditions					
Power-Down Current (IPD) ⁽¹⁾ – dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X and PIC24EP32GP/MC20X								
DC60d	30	100	μA	-40°C				
DC60a	35	100	μA	+25°C	2 2)/			
DC60b	150	200	μA	+85°C	3.3V			
DC60c	250	500	μA	+125°C	1			
Power-Down	Current (IPD) ⁽¹⁾ -	dsPIC33EP64GI	P50X, dsPIC33EI	P64MC20X/50X and PIC2	24EP64GP/MC20X			
DC60d	25	100	μA	-40°C				
DC60a	30	100	μA	+25°C				
DC60b	150	350	μΑ	+85°C	3.3V			
DC60c	350	800	μA	+125°C				
Power-Down	Current (IPD) ⁽¹⁾ –	dsPIC33EP128G	P50X, dsPIC33E	P128MC20X/50X and PI	C24EP128GP/MC20X			
DC60d	30	100	μA	-40°C				
DC60a	35	100	μA	+25°C	3 3//			
DC60b	150	350	μA	+85°C	5.50			
DC60c	550	1000	μA	+125°C				
Power-Down	Current (IPD) ⁽¹⁾ –	dsPIC33EP256G	P50X, dsPIC33E	P256MC20X/50X and PIC	C24EP256GP/MC20X			
DC60d	35	100	μA	-40°C				
DC60a	40	100	μA	+25°C	3 3//			
DC60b	250	450	μA	+85°C	5.5 V			
DC60c	1000	1200	μA	+125°C				
Power-Down Current (IPD) ⁽¹⁾ – dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X and PIC24EP512GP/MC20X								
DC60d	40	100	μA	-40°C				
DC60a	45	100	μA	+25°C	3 3\/			
DC60b	350	800	μA	+85°C	0.0V			
DC60c	1100	1500	μA	+125°C				

TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ -40°C ≤				s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended	
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000		_	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	3.0		3.6	V	
D132b	VPEW	VDD for Self-Timed Write	3.0		3.6	V	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	—	mA	
D136	IPEAK	Instantaneous Peak Current During Start-up	_	_	150	mA	
D137a	Тре	Page Erase Time	17.7	—	22.9	ms	TPE = 146893 FRC cycles, Ta = +85°C (See Note 3)
D137b	Тре	Page Erase Time	17.5	_	23.1	ms	TPE = 146893 FRC cycles, TA = +125°C (See Note 3)
D138a	Tww	Word Write Cycle Time	41.7	_	53.8	μs	Tww = 346 FRC cycles, TA = +85°C (See Note 3)
D138b	Tww	Word Write Cycle Time	41.2	—	54.4	μs	Tww = 346 FRC cycles, Ta = +125°C (See Note 3)

TABLE 30-14: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Minimum), TUN<5:0> = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".



Temperature (Celsius)

70 80 90 100 110 120

TYPICAL FRC FREQUENCY @ VDD = 3.3V



-40 -30 -20 -10

0 10 20 30 40 50 60

FIGURE 32-9:

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension Limits		MIN	NOM	MAX		
Number of Pins		48				
Pitch	е		0.40 BSC			
Overall Height	Α	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3		0.127 REF			
Overall Width	E		6.00 BSC			
Exposed Pad Width	E2	4.45	4.60	4.75		
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	4.45	4.60	4.75		
Contact Width	b	0.15	0.20	0.25		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	-	_		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch		0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads		0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A