



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128mc202-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams (Continued)**



#### FIGURE 2-5: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER







## TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC35	0886	_		JTAGIP<2:(	)>	—		ICDIP<2:0	>	_	—	—	—	—	_	—	—	4400
IPC36	0888			PTG0IP<2:0	)>	—	PT	GWDTIP<	2:0>		P	TGSTEPIP<2	:0>	—	—		—	4440
IPC37	088A		_		_	—	F	PTG3IP<2:	)>			PTG2IP<2:0	>	—	F	PTG1IP<2:0>		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	08C2	GIE	DISI	SWTRAP	—	_	_				—	—	—	—	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4		—		_	_	_				—	DAE	DOOVR	—	—		—	0000
INTCON4	08C6		—		_	_	_				—	—	—	—	—		SGHT	0000
INTTREG	08C8	_	_	_	_		ILR<	3:0>		VECNUM<7:0>					0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 4.4.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	То	protec	t	agains	st	misal	lign	ed	st	ack
	acc	esses,	W	15<0>	is	fixed	to	'0'	by	the
	hard	dware.								

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices, and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack working from lower toward higher addresses. Figure 4-19 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-19. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
  - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment

FIGURE 4-19: CALL STACK FRAME



U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	ILR3	ILR2	ILR1	ILR0
bit 15	·					•	bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits			
	1111 = CPU	Interrupt Priori	y Level is 15				
	•						
	•						
	0001 = CPU 0000 = CPU	Interrupt Priorif Interrupt Priorif	y Level is 1 y Level is 0				
bit 7-0	VECNUM<7:0	D>: Vector Nun	- nber of Pendin	ig Interrupt bits			
	11111111 = 2	255, Reserved	; do not use	0			
	•						
	•						
	•						
	00001001 =	9, IC1 – Input (	Capture 1				
	00001000 =	8, INT0 – Exte	rnal Interrupt (	)			
	00000111 = 00000110 = 00000110 = 00000110 = 00000110 = 00000100000000	7, Reserved; d	o not use				
	00000101 = 00000101 = 000000101 = 00000000	5. DMAC error	trap				
	00000100 =	4, Math error tr	ap				
	00000011 =	3, Stack error t	rap				
	00000010 = 2	2, Generic har	d trap				
	00000001 =	1, Address erro	or trap				
	0000000000	o, Oscillator la	nuap				

## REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		AMODE1	AMODE0			MODE1	MODE0
bit 7							bit 0
Legend:			,			(0)	
R = Readable	bit	W = Writable	bit		mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		$0^{\prime}$ = Bit is cle	eared	x = Bit is unkn	IOWN
bit 15		Channel Enabl	o hit				
bit 15	1 = Channel	is enabled					
	0 = Channel	is disabled					
bit 14	SIZE: DMA D	ata Transfer Si	ze bit				
	1 = Byte						
	0 = Word						
bit 13	DIR: DMA Tra	ansfer Direction	) bit (source/d	estination bus	select)		
	1 = Reads from  0 = Reads from  1	om RAM addre	ddress. writes to p	s to RAM addr	ess ess		
bit 12	HALF: DMA	Block Transfer	Interrupt Sele	ct bit			
	1 = Initiates i	nterrupt when I	nalf of the dat	a has been mo	oved		
	0 = Initiates i	nterrupt when a	all of the data	has been mov	ved		
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit			
	1 = Null data	write to periph	eral in additio	n to RAM write	e (DIR bit must a	also be clear)	
bit 10-6	Unimplemen	ted: Read as '	ר'				
bit 5-4	AMODE<1:0	: DMA Channe	el Addressina	Mode Select	bits		
	11 = Reserve	ed					
	10 = Peripher	ral Indirect Add	ressing mode				
	01 = Register	Indirect withou	ut Post-Increm	nent mode			
hit 3 2		tod: Pood as '	ost-incremen	tmode			
bit $1_0$		DMA Channel	Operating Mc	nda Salact hits			
bit 1-0	11 = One-Sh	ot. Pina-Pona r	nodes are en	abled (one blo	ck transfer from	/to each DMA b	ouffer)
	10 = Continue	ous, Ping-Pong	modes are e	nabled			
	01 = One-Sho	ot, Ping-Pong r	nodes are dis	abled			
		ous, Ping-Pong	modes are d	ISADIEO			

## REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

## REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
  - $\label{eq:constraint} \textbf{2:} \quad \text{This bit is cleared when the ROI bit is set and an interrupt occurs.}$
  - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

# 11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS70598) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 11.1 Parallel I/O (PIO) Ports

Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Latch register (LATx) read the latch. Writes to the Latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





## REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				QEB1R<6:0>	•		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				QEA1R<6:0>	•		
bit 7							bit 0
Legend:	-1:+		L 14				
R = Readad		vv = vvritable	DIT		nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		$0^{\prime}$ = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplome	ntod: Dood os '	o'				
		nteu: Reau as			- Dia kita		
DIL 14-8	(see Table 1	J>: Assign B (QE 11-2 for input pin	selection nur	nbers)	n Pin dits		
	1111001 =	Input tied to RPI	121				
	•						
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	;				
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-0	QEA1R<6:0	<b>D&gt;:</b> Assign A (QE	A) to the Cor	responding RP	n Pin bits		
	(see Table ?	11-2 for input pin	selection nur	nbers)			
	1111001 =	Input tied to RPI	121				
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	;				

## REGISTER 11-9: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				HOME1R<6:0	>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INDX1R<6:0>	>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as '	0'				
bit 15 bit 14-8	HOME1R<6	5:0>: Assign QEI	0 1 HOME1 (H selection nun	OME1) to the C	Corresponding	RPn Pin bits	
	1111001 =	Input tied to RPI	121	,			
		Input tied to CM	D1				
	0000000 =	Input tied to Vss	;				
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-0	IND1XR<6: (see Table 2	<b>0&gt;:</b> Assign QEI1 I1-2 for input pin	INDEX1 (INE selection nun	0X1) to the Cor nbers)	responding R	Pn Pin bits	
	1111001 =	Input tied to RPI	121	,			
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss					

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
—	—	—	—	—	—	ADDMAEN			
						bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	—	—	—	DMABL2	DMABL1	DMABL0			
-						bit 0			
bit	W = Writable b	bit	U = Unimple	mented bit, read	d as '0'				
POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
Unimplemen	ted: Read as '0	)'							
ADDMAEN: A	ADC1 DMA Ena	able bit							
1 = Conversio	on results are st	ored in the Al	DC1BUF0 regi	ster for transfer	to RAM using	DMA			
0 = Conversio	on results are st	ored in ADC1	BUF0 through	ADC1BUFF reg	gisters; DMA w	vill not be used			
Unimplemen	ted: Read as '0	)'							
DMABL<2:0>	Selects Numb	per of DMA Bu	uffer Locations	per Analog Inp	ut bits				
111 = Allocat	es 128 words of	f buffer to eac	h analog input						
110 = Allocat	es 64 words of	buffer to each	analog input						
101 = Allocates 32 words of buffer to each analog input									
100 = Allocates 16 words of buffer to each analog input									
011 = Allocates 8 words of buffer to each analog input									
0.01 = Allocat	es 2 words of b	uffer to each a	analog input						
	es 1 word of bu	ffer to each a	nalog input						
	U-0 U-0 U-0 bit POR Unimplemen ADDMAEN: / 1 = Conversic 0 = Conversic Unimplemen DMABL<2:0> 111 = Allocat 101 = Allocat 101 = Allocat 011 = Allocat 011 = Allocat 010 = Allocat	U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0	U-0       U-0       U-0         —       —       —         U-0       U-0       U-0         —       —       —         bit       W = Writable bit         POR       '1' = Bit is set         Unimplemented: Read as '0'         ADDMAEN: ADC1 DMA Enable bit         1 = Conversion results are stored in the AI         0 = Conversion results are stored in ADC1         Unimplemented: Read as '0'         DMABL<2:0>: Selects Number of DMA Bu         111 = Allocates 128 words of buffer to each         100 = Allocates 64 words of buffer to each         101 = Allocates 16 words of buffer to each         101 = Allocates 16 words of buffer to each         010 = Allocates 4 words of buffer to each         010 = Allocates 4 words of buffer to each         010 = Allocates 4 words of buffer to each         010 = Allocates 4 words of buffer to each         010 = Allocates 4 words of buffer to each         011 = Allocates 2 words of buffer to each	U-0       U-0       U-0       U-0         Image: Im	U-0       U-0       U-0       U-0       U-0         Image: Imag	U-0       U-0       U-0       U-0       U-0         —       —       —       —       —       —         U-0       U-0       U-0       U-0       R/W-0       R/W-0         —       —       —       —       —       —         bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unk         Unimplemented: Read as '0'       ADDMAEN: ADC1 DMA Enable bit       1       = Conversion results are stored in the ADC1BUF0 register for transfer to RAM using 0 = Conversion results are stored in ADC1BUF0 through ADC1BUFF registers; DMA w         Unimplemented: Read as '0'       DMABL       2:0>: Selects Number of DMA Buffer Locations per Analog Input bits         111 = Allocates 128 words of buffer to each analog input       101 = Allocates 64 words of buffer to each analog input         100 = Allocates 16 words of buffer to each analog input       101 = Allocates 4 words of buffer to each analog input         101 = Allocates 4 words of buffer to each analog input       101 = Allocates 4 words of buffer to each analog input         101 = Allocates 4 words of buffer to each analog input       101 = Allocates 4 words of buffer to each analog input         101 = Allocates 2 words of buffer to each analog input       101 = Allocates 4 words of buffer to each analog input         101			

## REGISTER 23-4: AD1CON4: ADC1 CONTROL REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7	·						bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

# REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW<sup>(1,2)</sup>

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

**Note 1:** On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

**2:** CSSx = ANx, where x = 0-15.

## 24.3 PTG Control Registers

### REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT <sup>(2)</sup>	PTGSSEN <sup>(3)</sup>	PTGIVIS
bit 15							bit 8
R/W-0	HS-0	U-0	U-0	U-0	U-0	R/V	V-0
PTGSTRT	PTGWDTO	_	_	_	_	PTGITM1 <sup>(1)</sup>	PTGITM0 <sup>(1)</sup>

h	it	7
υ	π.	1

Legend:	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15		PTGEN: Module Enable bit
		1 = PTG module is enabled
		0 = PTG module is disabled
bit 14		Unimplemented: Read as '0'
bit 13		PTGSIDL: PTG Stop in Idle Mode bit
		<ul> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> </ul>
bit 12		PTGTOGL: PTG TRIG Output Toggle Mode bit
		<ul> <li>1 = Toggle state of the PTGOx for each execution of the PTGTRIG command</li> <li>0 = Each execution of the PTGTRIG command will generate a single PTGOx pulse determined by the value in the PTGPWDx bits</li> </ul>
bit 11		Unimplemented: Read as '0'
bit 10		PTGSWT: PTG Software Trigger bit <sup>(2)</sup>
		1 = Triggers the PTG module
		0 = No action (clearing this bit will have no effect)
bit 9		PTGSSEN: PTG Enable Single-Step bit <sup>(3)</sup>
		1 = Enables Single-Step mode
		0 = Disables Single-Step mode
bit 8		PTGIVIS: PTG Counter/Timer Visibility Control bit
		1 = Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the current values of their corresponding counter/timer registers (PTGSD, PTGCx, PTGTx)
		<ul> <li>Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the value previously written to those limit registers</li> </ul>
bit 7		PTGSTRT: PTG Start Sequencer bit
		<ul><li>1 = Starts to sequentially execute commands (Continuous mode)</li><li>0 = Stops executing commands</li></ul>
bit 6		PTGWDTO: PTG Watchdog Timer Time-out Status bit
		1 = PTG Watchdog Timer has timed out
		0 = PTG watchdog Timer has not timed out.
bit 5-2		Unimplemented: Read as '0'
Note	1:	These bits apply to the PTGWHI and PTGWLO commands only.
	2:	This bit is only used with the PTGCTRL step command software trigger option.

3: Use of the PTG Single-Step mode is reserved for debugging tools only.

bit 0

DC CHARACTI	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Тур.	Max.	Units	Conditions			
Idle Current (II	dle) <sup>(1)</sup>						
DC40d	3	8	mA	-40°C			
DC40a	3	8	mA	+25°C	2 21/	10 MIPS	
DC40b	3	8	mA	+85°C	3.3V		
DC40c	3	8	mA	+125°C			
DC42d	6	12	mA	-40°C		20 MIPS	
DC42a	6	12	mA	+25°C	3 3\/		
DC42b	6	12	mA	+85°C	3.3V		
DC42c	6	12	mA	+125°C			
DC44d	11	18	mA	-40°C			
DC44a	11	18	mA	+25°C	3 3\/	40 MIPS	
DC44b	11	18	mA	+85°C	5.5 V		
DC44c	11	18	mA	+125°C			
DC45d	17	27	mA	-40°C			
DC45a	17	27	mA	+25°C	3 3\/	60 MIPS	
DC45b	17	27	mA	+85°C	5.5V		
DC45c	17	27	mA	+125°C			
DC46d	20	35	mA	-40°C			
DC46a	20	35	mA	+25°C	3.3V	70 MIPS	
DC46b	20	35	mA	+85°C			

## TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

**Note 1:** Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

# TABLE 30-39:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP70	FscP	Maximum SCK2 Input Frequency			15	MHz	(Note 3)
SP72	TscF	SCK2 Input Fall Time	—		—	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK2 Input Rise Time	—		—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—		—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	—		_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30		_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120		_	ns	
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	_	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 Tcy + 40	_	_	ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

	30-37.									
АС СН	ARACTE	RISTICS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array} $							
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
	Device Supply									
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0	—	Lesser of: VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V				
		·	Refer	ence In	puts					
AD05	Vrefh	Reference Voltage High	AVss + 2.5	—	AVdd	V	VREFH = VREF+ VREFL = VREF- <b>(Note 1)</b>			
AD05a			3.0	—	3.6	V	VREFH = AVDD VREFL = AVSS = 0			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD – 2.5	V	(Note 1)			
AD06a	-		0	—	0	V	VREFH = AVDD VREFL = AVSS = 0			
AD07	Vref	Absolute Reference Voltage	2.5	—	3.6	V	VREF = VREFH - VREFL			
AD08	IREF	Current Drain	_	_	10 600	μΑ μΑ	ADC off ADC on			
AD09	IAD	Operating Current <sup>(2)</sup>	—	5	—	mA	ADC operating in 10-bit mode (Note 1)			
			—	2	—	mA	ADC operating in 12-bit mode (Note 1)			
			Ana	log Inp	out	•				
AD12	Vinh	Input Voltage Range Vinн	VINL	_	Vrefh	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input			
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input			
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		200	Ω	Impedance to achieve maximum performance of ADC			

## TABLE 30-57: ADC MODULE SPECIFICATIONS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

## dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



#### FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

## 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν	28			
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	с	0.09	-	0.25	
Foot Angle	¢	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits			MAX			
Number of Leads	N	44					
Lead Pitch	e		0.80 BSC				
Overall Height	A	-	-	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	-	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	ootprint L1 1.00 REF						
Foot Angle	ф	0° 3.5° 7°					
Overall Width	E	12.00 BSC					
Overall Length	D	12.00 BSC					
Molded Package Width	E1	10.00 BSC					
Molded Package Length	D1	10.00 BSC					
Lead Thickness	С	0.09	-	0.20			
Lead Width	b	0.30	0.37	0.45			
Mold Draft Angle Top	α	11° 12° 13°					
Mold Draft Angle Bottom	β	11° 12° 13°					

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B



## 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-153A Sheet 1 of 2