



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details


E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128mc202t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





																		All
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
PTGCST	0AC0	PTGEN	—	PTGSIDL	PTGTOGL		PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWTO	_	_	—	—	PTGIT	M<1:0>	0000
PTGCON	0AC2	F	PTGCLK<2	:0>		F	PTGDIV<4:0	>			PTGPWD	<3:0>		_	P	TGWDT<2:	0>	0000
PTGBTE	0AC4		ADC	TS<4:1>		IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGHOLD	0AC6								PTGHOLD	<15:0>								0000
<b>PTGT0LIM</b>	0AC8								PTGT0LIM	<15:0>								0000
PTGT1LIM	0ACA								PTGT1LIM	<15:0>								0000
PTGSDLIM	0ACC								PTGSDLIN	l<15:0>								0000
<b>PTGC0LIM</b>	0ACE								PTGC0LIN	<15:0>								0000
PTGC1LIM	0AD0								PTGC1LIN	<15:0>								0000
PTGADJ	0AD2								PTGADJ<	:15:0>								0000
PTGL0	0AD4								PTGL0<	15:0>								0000
PTGQPTR	0AD6	—	—	—	—	_	—	—	_	—	—	-		P	TGQPTR<4	4:0>		0000
PTGQUE0	0AD8				STEP	1<7:0>							STEPO	)<7:0>				0000
PTGQUE1	0ADA				STEP	'3<7:0>							STEP2	2<7:0>				0000
PTGQUE2	0ADC				STEP	25<7:0>							STEP4	<7:0>				0000
PTGQUE3	0ADE				STEP	7<7:0>							STEP6	6<7:0>				0000
PTGQUE4	0AE0				STEP	9<7:0>							STEP8	8<7:0>				0000
PTGQUE5	0AE2				STEP	11<7:0>							STEP1	0<7:0>				0000
PTGQUE6	0AE4				STEP	13<7:0>							STEP1	2<7:0>				0000
PTGQUE7	0AE6				STEP	15<7:0>							STEP1	4<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 78

TABLE 4	-12:	PWM RI	EGISTE	R MAP	FOR de	sPIC33E	PXXXN	AC20X/50	DX AND F	PIC24EP	PXXXM	C20X [	DEVICE	S ONI	_Y			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SY	NCSRC<	2:0>		SEV	/TPS<3:0>		0000
PTCON2	0C02	_	_	_	_	_	—	_	—	—	_	—	_	—		PCLKDIV<2:	0>	0000
PTPER	0C04								PTPER<15	:0>								00F8
SEVTCMP	0C06								SEVTCMP<	5:0>								0000
MDC	0C0A								MDC<15:	)>								0000
CHOP	0C1A	CHPCLKEN	_	_	_	_	_					CHOPCI	_K<9:0>					0000
PWMKEY	0C1E								PWMKEY<1	5:0>								0000
Legend: -	– = unir	mplemented, re	ead as '0'.	Reset valu	es are show	vn in hexade	ecimal.											

## TABLE 4-13: PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

	10.																	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	:1:0>	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	T<1:0>	SWAP	OSYNC	C000
FCLCON1	0C24	_		(	CLSRC<4:0> CLPOL CLMOD FLTSRC<4:0> FLTPOL FLTMOD<1:0> 00								0000					
PDC1	0C26				PDC1<15:0> FFF								FFF8					
PHASE1	0C28								PHASE1<15	:0>								0000
DTR1	0C2A	_	_							DTR1<13:	0>							0000
ALTDTR1	0C2C	_	_						А	LTDTR1<1	3:0>							0000
TRIG1	0C32								TRGCMP<18	5:0>								0000
TRGCON1	0C34		TRGDI	V<3:0>		_	_	_	_	_	_			TRG	STRT<5:0	>		0000
LEBCON1	0C3A	PHR	PHF	PLR	PLR PLF FLTLEBEN CLLEBEN — — — — BCH BCL BPHH BPHL BPLH BPLL 0000								0000					
LEBDLY1	0C3C	_	_	—	—						LEB<11	:0>						0000
AUXCON1	0C3E	—	—	_	BLANKSEL<3:0> CHOPSEL<3:0> CHOPHEN CHOPLEN 0000								0000					

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	_	—	_	_	_	-	_	_	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	0E02	_	_	_	_	_	_	_		_	_	_	RA4	RA3	RA2	RA1	RA0	0000
LATA	0E04	_	_	_	_	_	_	_		_	_	_	LATA4	LATA3	LATA2	LA1TA1	LA0TA0	0000
ODCA	0E06	_	_	_	_	_	_	_		_	_	_	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
CNENA	0E08	_	_	_	_	_	_	_		_	_	_	CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
CNPUA	0E0A	_	_	_	_	_	_	_		_	_	_	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
CNPDA	0E0C	_	_	_	_	_	_	_		_	_	_	CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
ANSELA	0E0E	_	—	_	—	_	_	_	_	_	_	_	ANSA4	_	_	ANSA1	ANSA0	0013

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-60: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB	0E1E	_	_	_	_	_	_	_	ANSB8	_		_	_	ANSB3	ANSB2	ANSB1	ANSB0	010F

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

#### REGISTER 8-9: DSADRH: DMA MOST RECENT RAM HIGH ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	-	—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSADR	<23:16>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bi	t	U = Unimpler	nented bit, read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

#### REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit		U = Unimplemen	ted bit, re	ad as '0'	
-n = Value at PC	OR	'1' = Bit is set		'0' = Bit is cleared	d	x = Bit is unkn	own

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

### REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
  - $\label{eq:constraint} \textbf{2:} \quad \text{This bit is cleared when the ROI bit is set and an interrupt occurs.}$
  - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

#### 10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

#### 10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

REGISTER	<u>R 10-2: PMD</u> 2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—		IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
				OC4MD	OC3MD	OC2MD	OC1MD
bit 7							bit
Legend:	1.1.1						
R = Readab		W = Writable b	Dit	•	nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '0	,				
bit 11	-	t Capture 4 Mod					
	•	ture 4 module is					
	0 = Input Cap	oture 4 module is	s enabled				
bit 10	IC3MD: Input	t Capture 3 Mod	ule Disable bit				
		oture 3 module is					
		oture 3 module is					
bit 9		Capture 2 Mod					
		oture 2 module is oture 2 module is					
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit				
	1 = Input Cap	oture 1 module is oture 1 module is	s disabled				
bit 7-4		ted: Read as '0					
bit 3	OC4MD: Out	put Compare 4	Module Disable	e bit			
		ompare 4 modul					
	-	ompare 4 modu					
bit 2		put Compare 3		e bit			
	•	ompare 3 modul					
L:1 4	-	ompare 3 modul		. h.:4			
bit 1		put Compare 2					
	$\perp - Output Out$	ompare 2 modu					
	0 = Output Co	ompare 2 modul	le is enabled				
bit 0	•	ompare 2 modul put Compare 1		e bit			
bit 0	OC1MD: Out	ompare 2 modul put Compare 1 l ompare 1 modul	Module Disable	e bit			

#### ~

#### 11.7 **Peripheral Pin Select Registers**

#### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT1R<6:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	_	—
bit 7		•		•			bit 0

Legend:
---------

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
--------	----------------------------

bit 14-8 INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 0000001 = Input tied to CMP1 0000000 = Input tied to Vss bit 7-0 Unimplemented: Read as '0'

### REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				FLT2R<6:0>				
bit 15							bit 8	
	<b>D</b> 444 A	<b>D</b> 444 0	<b>D</b> 444 A	Date	<b>D</b> 444 0	D M M A	<b>D</b> # 44 0	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				FLT1R<6:0>				
bit 7							bit C	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	Inknown	
bit 14-8	<b>FLT2R&lt;6:0&gt;</b> (see Table 11	-2 for input pin	Fault 2 (FLT2)	) to the Corresp nbers)	onding RPn F	Pin bits		
bit 14-8	FLT2R<6:0> (see Table 11 1111001 = h	: Assign PWM I	Fault 2 (FLT2) selection nur 121		onding RPn F	Pin bits		
bit 14-8	FLT2R<6:0> (see Table 11 1111001 = h	: Assign PWM I I-2 for input pin nput tied to RPI	Fault 2 (FLT2) selection nur 121 P1		onding RPn F	Pin bits		
bit 14-8 bit 7	FLT2R<6:0> (see Table 11 1111001 = h	: Assign PWM I I-2 for input pin nput tied to RPI nput tied to CM	Fault 2 (FLT2 selection nur 121 P1		onding RPn F	Pin bits		

## 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70352) in the "dsPIC33/dsPIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices support four input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 19 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter





## 20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS70582) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA<sup>®</sup> encoder and decoder.

Note: <u>Hardware</u> flow control using UxRTS and UxCTS is not available on all pin count devices. See the "**Pin Diagrams**" section for availability.


The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA<sup>®</sup> Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 20-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

#### FIGURE 20-1: UARTx SIMPLIFIED BLOCK DIAGRAM



© 2011-2013 Microchip Technology Inc.

## 21.4 ECAN Control Registers

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0		
—	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0		
bit 15							bit 8		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
OPMODE2	OPMODE1	OPMODE0	_	CANCAP			WIN		
bit 7							bit (		
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 15-14	Unimplemen	ted: Read as 'o	)'						
bit 13	CSIDL: ECAN	Nx Stop in Idle I	Node bit						
		ues module opera module opera		device enters I ode	dle mode				
bit 12	ABAT: Abort All Pending Transmissions bit								
		I transmit buffe ill clear this bit		ansmission smissions are a	aborted				
bit 11	CANCKS: ECANx Module Clock (FCAN) Source Select bit								
	1 = FCAN is e 0 = FCAN is e	·							
bit 10-8	111 = Set Lis 110 = Reserv 101 = Reserv 100 = Set Co 011 = Set Lis 010 = Set Loc 001 = Set Dis	ed nfiguration mod ten Only mode opback mode	es mode le	bits					
bit 7-5	OPMODE<2:0>: Operation Mode bits 111 = Module is in Listen All Messages mode 110 = Reserved 101 = Reserved 100 = Module is in Configuration mode 011 = Module is in Listen Only mode								
	<ul> <li>011 = Module is in Listen Only mode</li> <li>010 = Module is in Disable mode</li> <li>001 = Module is in Disable mode</li> <li>000 = Module is in Normal Operation mode</li> </ul>								
bit 4	-	ted: Read as '							
bit 3		nput capture ba		Capture Event message recei					
bit 2-1		ted: Read as '(	ı'						
bit 0	-	ap Window Sele							
UIL U	1 = Uses filter	-	יטו אונ						

## REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

R/W-0							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BF	°<3:0>			F6BF	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BF	°<3:0>			F4BF	P<3:0>	
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown

	1110 = Filter hits received in RX Buffer 14
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>)
bit 7-4	F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>)
bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>)

#### REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BF	P<3:0>			F10B	SP<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP	2<3:0>			F8B	P<3:0>		
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-12	1111 = Filter 1110 = Filter • • • •	RX Buffer Mar hits received ir hits received ir hits received ir hits received ir	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	iffer 4				
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 1	0 bits (same val	ues as bits<1	5:12>)		
bit 7-4	F9BP<3:0>:	RX Buffer Mas	k for Filter 9 b	oits (same value	s as bits<15:1	2>)		
bit 3-0	F8BP<3:0>:	RX Buffer Mas	k for Filter 8 k	oits (same value	s as bits<15:1	2>)		

© 2011-2013 Microchip Technology Inc.

bit 3-0	Step Command	OPTION<3:0>	Option Description					
	PTGWHI(1)	0000	PWM Special Event Trigger. <sup>(3)</sup>					
	or (1)	0001	PWM master time base synchronization output. <sup>(3)</sup>					
	PTGWLO(1)	0010	PWM1 interrupt. <sup>(3)</sup>					
		0011	PWM2 interrupt. <sup>(3)</sup>					
		0100	PWM3 interrupt. <sup>(3)</sup>					
		0101	Reserved.					
		0110	Reserved.					
		0111	OC1 Trigger event.					
		1000	OC2 Trigger event.					
		1001	IC1 Trigger event.					
		1010	CMP1 Trigger event.					
		1011	CMP2 Trigger event.					
		1100	CMP3 Trigger event.					
		1101	CMP4 Trigger event.					
		1110	ADC conversion done interrupt.					
		1111	INT2 external interrupt.					
	PTGIRQ(1)	0000	Generate PTG Interrupt 0.					
		0001	Generate PTG Interrupt 1.					
		0010	Generate PTG Interrupt 2.					
		0011	Generate PTG Interrupt 3.					
		0100	Reserved.					
		•	•					
		•	•					
		•	•					
	(2)	1111	Reserved.					
	PTGTRIG <sup>(2)</sup>	00000	PTGO0.					
		00001	PTGO1.					
		•	•					
		•	•					
		•	•					
		11110	PTGO30.					
		11111	PTGO31.					

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

#### 25.3 Op Amp/Comparator Registers

			C4EVT <sup>(1)</sup>	C3EVT <sup>(1)</sup>	C2EVT <sup>(1)</sup>	C1EVT <sup>(1)</sup>			
	•	•				bit			
U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—	_	—	C4OUT <sup>(2)</sup>	C3OUT <sup>(2)</sup>	C2OUT <sup>(2)</sup>	C10UT <sup>(2)</sup>			
						bit			
- <b>L</b> :		L.14							
			-						
PUR	T = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN			
	arator Stop in	Idle Mode bit							
Unimplemen	ted: Read as '	0'							
C4EVT: Op A	mp/Comparato	or 4 Event Sta	atus bit <sup>(1)</sup>						
1 = Op amp/comparator event occurred									
•									
•									
•									
C1EVT: Com	parator 1 Even	t Status bit <sup>(1)</sup>							
1 = Comparator event occurred									
-			2)						
		ut Status bit <sup>u</sup>	2)						
1 = VIN + < VIN									
* • • • • • • •	-								
C3OUT: Com	parator 3 Outp	ut Status bit <sup>(2</sup>	2)						
	-								
	POR PSIDL: Comp 1 = Discontinues Unimplemen C4EVT: Op A 1 = Op amp/c 0 = Op amp/c 0 = Op amp/c C3EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat C2EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < V	e bit       W = Writable         POR       '1' = Bit is set         PSIDL: Comparator Stop in       1 = Discontinues operation of a         0 = Continues operation of a       Unimplemented: Read as '         C4EVT: Op Amp/Comparator event       0 = Op amp/comparator event         0 = Op amp/comparator event       0 = Op amp/comparator event         1 = Op amp/comparator event       0 = Comparator event occur         0 = Comparator event occur       0 = Comparator event did not         C2EVT: Comparator 2 Even       1 = Comparator event did not         1 = Comparator event did not       C1EVT: Comparator 1 Even         1 = Comparator event occur       0 = Comparator event did not         C1EVT: Comparator 1 Even       1 = Comparator event occur         0 = Comparator event did not       C1EVT: Comparator 4 Outp         When CPOL = 0:       1 = VIN+ > VIN-         0 = VIN+ > VIN-       0 = VIN+ < VIN-	e bit $W$ = Writable bit POR '1' = Bit is set PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparato 0 = Continues operation of all comparato Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Stat 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- C3OUT: Comparator 3 Output Status bit <sup>(2)</sup> When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- 0 =	C40UT <sup>(2)</sup> e bitW = Writable bitU = UnimplemPOR'1' = Bit is set'0' = Bit is clePSIDL: Comparator Stop in Idle Mode bit1 = Discontinues operation of all comparators when devia0 = Continues operation of all comparators in Idle modeUnimplemented: Read as '0'C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred0 = Op amp/comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurC2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred0 = Comparator event did not occurC1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurUnimplemented: Read as '0'C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:1 = VIN+ < VIN-	-       -       C4OUT <sup>(2)</sup> C3OUT <sup>(2)</sup> e bit       W = Writable bit       U = Unimplemented bit, read         POR       '1' = Bit is set       '0' = Bit is cleared         PSIDL: Comparator Stop in Idle Mode bit       1 = Discontinues operation of all comparators when device enters Idle n         0 = Continues operation of all comparators in Idle mode       Unimplemented: Read as '0'         C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred         0 = Op amp/comparator event occurred       0 = Op amp/comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event occurred         0 = Comparator event did not occur       C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event occurred         0 = Comparator event did not occur       C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event did not occur         0 = Comparator event did not occur       Unimplemented: Read as '0'         C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:         1 = VIN+ < VIN-	-       -       C4OUT <sup>(2)</sup> C3OUT <sup>(2)</sup> C2OUT <sup>(2)</sup> e bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkr         PSIDL: Comparator Stop in Idle Mode bit       1 = Discontinues operation of all comparators when device enters Idle mode       0 = Continues operation of all comparators when device enters Idle mode         0 = Continues operation of all comparators in Idle mode       Unimplemented: Read as '0'       C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred       0 = Op amp/comparator event did not occur       C3EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event did not occur       C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred         0 = Comparator event did not occur       C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred         0 = Comparator event did not occur       Unimplemented: Read as '0'       C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:       1 = VIN+ < VIN-			

#### REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
  - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

REGISTER	25-3: CM40	CON: COMPA	RATOR 4 CO	ONTROL RE	GISTER					
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
CON	COE	CPOL	—	—	_	CEVT	COUT			
bit 15							bit 8			
R/W-0	DAM 0	U-0		U-0	U-0		R/W-0			
	R/W-0	0-0	R/W-0	0-0	0-0	R/W-0				
EVPOL1	EVPOL0	—	CREF	—	_	CCH1 <sup>(1)</sup>	CCH0 <sup>(1)</sup>			
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	iown			
			•							
bit 15	CON: Comp	arator Enable b	bit							
		ator is enabled								
		ator is disabled								
bit 14	COE: Comp	arator Output E	nable bit							
		ator output is pr ator output is in		xOUT pin						
bit 13	CPOL: Com	parator Output	Polarity Select	bit						
		<b>CPOL:</b> Comparator Output Polarity Select bit 1 = Comparator output is inverted								
	0 = Compara	ator output is no	ot inverted							
bit 12-10	Unimpleme	nted: Read as	'0'							
bit 9	CEVT: Com	parator Event b	it							
	interrup	ts until the bit is	cleared	POL<1:0> set	tings occurred;	disables future	triggers and			
	•	ator event did i								
bit 8		parator Output								
	$\frac{\text{VVnen CPOL}}{1 = \text{VIN} + > \text{V}}$	<u>. = 0 (non-inver</u> /N-	ted polarity):							
	0 = VIN + < V									
	When CPOL	= 1 (inverted p	olarity):							
	1 = VIN+ < V									
	0 = VIN + > V	'IN-								
bit 7-6		>: Trigger/Ever		-						
	<ul> <li>11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)</li> <li>10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparato output (while CEVT = 0)</li> </ul>									
		L = 1 (inverted) -high transition		ator output.						
		L = 0 (non-inve -low transition		ator output.						
		/event/interrupt (while CEVT =		v on low-to-higl	n transition of th	e polarity selecte	ed comparato			
		L = 1 (inverted		ator output.						
		L = 0 (non-inve -high transition		ator output.						
	00 = Trigger	/event/interrupt	generation is	disabled						
Note 1: In	puts that are se	lected and not a	available will be	e tied to Vss. S	See the "Pin Dia	agrams" sectior	n for available			

Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.



#### FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.