

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 9x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VFTLA Exposed Pad |
| Supplier Device Package | 44-VTLA (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128mc504-h-tl |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.7 CPU Control Registers

| REGISTER | 3-1: SR: CI | PU STATUS I | REGISTER | | | | | | | | |
|------------------------|---|---|-----------------------------|--------------------|--------------------|-------------------|---------------|--|--|--|--|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/C-0 | R/C-0 | R-0 | R/W-0 | | | | |
| 0A ⁽¹⁾ | OB ⁽¹⁾ | SA ^(1,4) | SB ^(1,4) | OAB ⁽¹⁾ | SAB ⁽¹⁾ | DA ⁽¹⁾ | DC | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| R/W-0 ^(2,3) | R/W-0 ^(2,3) | R/W-0 ^(2,3) | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| IPL2 | IPL1 | IPL0 | RA | N | OV | Z | С | | | | |
| bit 7 | · | • | | • | | | bit (| | | | |
| Legend: | | C = Clearable | e bit | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | | | |
| -n = Value a | t POR | '1'= Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | iown | | | | |
| | | | | | | | | | | | |
| bit 15 | OA: Accumul | ator A Overflov | v Status bit ⁽¹⁾ | | | | | | | | |
| | 1 = Accumula | ator A has over | flowed | | | | | | | | |
| | 0 = Accumula | ator A has not o | verflowed | | | | | | | | |
| bit 14 | OB: Accumul | ator B Overflov | v Status bit ⁽¹⁾ | | | | | | | | |
| | 1 = Accumulator B has overflowed | | | | | | | | | | |
| | | 0 = Accumulator B has not overflowed | | | | | | | | | |
| bit 13 | SA: Accumulator A Saturation 'Sticky' Status bit ^(1,4) | | | | | | | | | | |
| | | ator A is saturat ator A is not sat | | en saturated at | some time | | | | | | |
| bit 12 | SB: Accumulator B Saturation 'Sticky' Status bit ^(1,4) | | | | | | | | | | |
| | 1 = Accumula | ator B is saturat ator B is not sat | ted or has bee | | some time | | | | | | |
| bit 11 | | | | vorflow Status | ы#(1) | | | | | | |
| | OAB: OA OB Combined Accumulator Overflow Status bit ⁽¹⁾ 1 = Accumulators A or B have overflowed | | | | | | | | | | |
| | 1 = Accumulators A or B have overflowed 0 = Neither Accumulators A or B have overflowed | | | | | | | | | | |
| bit 10 | | SAB: SA SB Combined Accumulator 'Sticky' Status bit ⁽¹⁾ | | | | | | | | | |
| | 1 = Accumulators A or B are saturated or have been saturated at some time | | | | | | | | | | |
| | 0 = Neither A | ccumulators A | or B are satur | ated | | | | | | | |
| bit 9 | DA: DO Loop | Active bit ⁽¹⁾ | | | | | | | | | |
| | 1 = DO loop is | 1 = DO loop is in progress | | | | | | | | | |
| | 0 = DO loop is not in progress | | | | | | | | | | |
| bit 8 | DC: MCU AL | U Half Carry/Bo | orrow bit | | | | | | | | |
| | | out from the 4th sult occurred | low-order bit (| for byte-sized c | lata) or 8th low- | order bit (for wo | rd-sized data | | | | |
| | 0 = No carry | | | oit (for byte-siz | ed data) or 8th | low-order bit (f | or word-size | | | | |
| | his bit is available | | | | | | - | | | | |
| L | he IPL<2:0> bits evel. The value ir PL<3> = 1. | | | | | | | | | | |

REGISTER 3-1: SR: CPU STATUS REGISTER

- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- **4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

| 0/11 | | | Before | | After | | | | | | | |
|-------------|---------------------|----------------|--------------|------------------------|----------------|--------------|------------------------|--|--|--|--|--|
| O/U, R/W | Operation | DSxPAG | DS EA<15> | Page Description | DSxPAG | DS EA<15> | Page Description | | | | | |
| O, Read | | DSRPAG = 0x1FF | 1 | EDS: Last page | DSRPAG = 0x1FF | 0 | See Note 1 | | | | | |
| O, Read | [++Wn] | DSRPAG = 0x2FF | 1 | PSV: Last lsw page | DSRPAG = 0x300 | 1 | PSV: First MSB page | | | | | |
| O, Read | Or [Wn++] | DSRPAG = 0x3FF | 1 | PSV: Last MSB page | DSRPAG = 0x3FF | 0 | See Note 1 | | | | | |
| O, Write | | DSWPAG = 0x1FF | 1 | EDS: Last page | DSWPAG = 0x1FF | 0 | See Note 1 | | | | | |
| U, Read | | DSRPAG = 0x001 | 1 | PSV page | DSRPAG = 0x001 | 0 | See Note 1 | | | | | |
| U, Read | [Wn] Or [Wn] | DSRPAG = 0x200 | 1 | PSV: First Isw page | DSRPAG = 0x200 | 0 | See Note 1 | | | | | |
| U, Read | [//11 -] | DSRPAG = 0x300 | 1 | PSV: First MSB page | DSRPAG = 0x2FF | 1 | PSV: Last Isw page | | | | | |

TABLE 4-61: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and PSV SPACE BOUNDARIES^(2,3,4)

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
|--------------|--------------|---|---------------|---|------------------|--------|--------|--|--|--|--|
| — | — | — | — | — | — | — | — | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| | | <u> </u> | _ | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | | | | | |
| | | | | | | | | | | | |
| bit 15-4 | Unimplemen | ted: Read as ' | 0' | | | | | | | | |
| bit 3 | PWCOL3: DI | MA Channel 3 F | Peripheral Wi | rite Collision Fla | ag bit | | | | | | |
| | | 1 = Write collision is detected | | | | | | | | | |
| | | collision is dete | | | | | | | | | |
| bit 2 | | | • | rite Collision Fla | ag bit | | | | | | |
| | | 1 = Write collision is detected 0 = No write collision is detected | | | | | | | | | |
| bit 1 | | | | rito Collision Els | a hit | | | | | | |
| DILI | | PWCOL1: DMA Channel 1 Peripheral Write Collision Flag bit = Write collision is detected | | | | | | | | | |
| | | collision is dete | | | | | | | | | |
| bit 0 | PWCOL0: DI | MA Channel 0 F | Peripheral Wi | rite Collision Fla | ag bit | | | | | | |
| | | lision is detecte | • | - | č | | | | | | |
| | 0 = No write | collision is dete | ected | | | | | | | | |
| | | | | | | | | | | | |

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER


9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS70580) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM



2: The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **"Oscillator"** (DS70580) in the *"dsPIC33/ PIC24 Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
|--------------|---------------------|------------------------------------|-------|----------------------|------------------|--------------------|-------|--|--|--|
| — | — | — | _ | — | — | — | _ | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| — | | | | INT2R<6:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readal | ole bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | | |
| -n = Value a | at POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | | | |
| | | | | | | | | | | |
| bit 15-7 | Unimplemen | ted: Read as 'd |)' | | | | | | | |
| bit 6-0 | | Assign Externa -2 for input pin | | | orresponding RI | Pn Pin bits | | | | |
| | 1111001 = lr | 1111001 = Input tied to RPI121 | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | 0000001 – Ir | put tied to CMI | ⊃1 | | | | | | | |
| | | put tied to Civil | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

| U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — T2CKR<6:0> | | | | | | | | | |
|--|--------------|---------------------|------------------|-------|---|------------------|-----------------|-------|--|
| U-0 R/W-0 R | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| U-0 R/W-0 R | _ | - | — | _ | — | — | — | — | |
| — T2CKR<6:0> bit 7 t Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . . | bit 15 | | | | | | | bit 8 | |
| | | | | | | | | | |
| bit 7 Image: Constraint of the system of | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . <td< td=""><td>—</td><td></td><td></td><td></td><td>T2CKR<6:0></td><td>></td><td></td><td></td></td<> | — | | | | T2CKR<6:0> | > | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . < | bit 7 | | | | | | | bit 0 | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . < | | | | | | | | | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . | Legend: | | | | | | | | |
| bit 15-7 Unimplemented: Read as '0' bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 0000001 = Input tied to CMP1 | R = Readab | ole bit | W = Writable I | bit | U = Unimpler | mented bit, read | as '0' | | |
| bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 | -n = Value a | at POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | | |
| bit 6-0 T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 | | | | | | | | | |
| (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 0000001 = Input tied to CMP1 | bit 15-7 | Unimplemen | ted: Read as 'd |)' | | | | | |
| 1111001 = Input tied to RPI121 | bit 6-0 | | • | | · · · | he Correspondir | ng RPn pin bits | 5 | |
| | | | | | , | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | 0000001 = Ir | nout tied to CM | ⊃1 | | | | | |
| · | | | | | | | | | |
| | | 0000000 - II | iput tied to vss | | | | | | |




FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)




FIGURE 13-1:TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)

14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

14.1.1 KEY RESOURCES

- "Input Capture" (DS70352) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

| bit 4-0 | SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits |
|---------|--|
| | 11111 = OCxRS compare event is used for synchronization |
| | 11110 = INT2 pin synchronizes or triggers OCx |
| | 11101 = INT1 pin synchronizes or triggers OCx |
| | 11100 = CTMU module synchronizes or triggers OCx |
| | 11011 = ADC1 module synchronizes or triggers OCx |
| | 11010 = CMP3 module synchronizes or triggers OCx |
| | 11001 = CMP2 module synchronizes or triggers OCx |
| | 11000 = CMP1 module synchronizes or triggers OCx |
| | 10111 = Reserved |
| | 10110 = Reserved |
| | 10101 = Reserved |
| | 10100 = Reserved |
| | 10011 = IC4 input capture event synchronizes or triggers OCx |
| | 10010 = IC3 input capture event synchronizes or triggers OCx |
| | 10001 = IC2 input capture event synchronizes or triggers OCx |
| | 10000 = IC1 input capture event synchronizes or triggers OCx |
| | 01111 = Timer5 synchronizes or triggers OCx |
| | 01110 = Timer4 synchronizes or triggers OCx |
| | 01101 = Timer3 synchronizes or triggers OCx |
| | 01100 = Timer2 synchronizes or triggers OCx (default) |
| | 01011 = Timer1 synchronizes or triggers OCx (2) |
| | 01010 = PTGOx synchronizes or triggers $OCx^{(3)}$ |
| | 01001 = Reserved |
| | 01000 = Reserved |
| | 00111 = Reserved |
| | 00110 = Reserved |
| | 00101 = Reserved |
| | 00100 = OC4 module synchronizes or triggers $OCx^{(1,2)}$ |
| | 00011 = OC3 module synchronizes or triggers $OCx^{(1,2)}$ |
| | 00010 = OC2 module synchronizes or triggers $OCx^{(1,2)}$ |
| | 00001 = OC1 module synchronizes or triggers $OCx^{(1,2)}$ |
| | 00000 = No Sync or Trigger source for OCx |

- **Note 1:** Do not use the OCx module as its own Synchronization or Trigger source.
 - 2: When the OCy module is turned OFF, it sends a trigger out signal. If the OCx module uses the OCy module as a Trigger source, the OCy module must be unselected as a Trigger source prior to disabling it.
 - Each Output Compare x module (OCx) has one PTG Trigger/Synchronization source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO0 = OC1

PTGO0 = OC1 PTGO1 = OC2 PTGO2 = OC3PTGO3 = OC4

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|--|-------|------------------|------------|---|-------|-------|-------|--|--|
| — | — | | DTRx<13:8> | | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | DTR | x<7:0> | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | | | |

REGISTER 16-10: DTRx: PWMx DEAD-TIME REGISTER

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-11: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-----------------------------------|-------|------------------|---------------|---|-----------------|----------|-------|--|--|
| _ | _ | | ALTDTRx<13:8> | | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | ALTDT | Rx<7:0> | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit | | | oit | U = Unimplem | ented bit, read | d as '0' | | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | nown | | |

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the product page using the link above, enter |
|-------|--|
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

20.3 UARTx Control Registers

REGISTER 20-1: UXMODE: UARTX MODE REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
|----------------------|---|--|--|------------------------------------|----------------------------|-------------------------|---------------------------|
| UARTEN ⁽¹ |) _ | USIDL | IREN ⁽²⁾ | RTSMD | | UEN1 | UEN0 |
| bit 15 | | | | | | | bit |
| | | | | | D 444 A | | |
| R/W-0, HC | | R/W-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSEL0 | STSEL |
| bit 7 | | | | | | | bit |
| Legend: | | HC = Hardwar | e Clearable b | it | | | |
| R = Readal | ole bit | W = Writable b | it | U = Unimplem | nented bit, read | as '0' | |
| -n = Value a | at POR | '1' = Bit is set | | '0' = Bit is clea | | x = Bit is unkn | iown |
| bit 15 | 1 = UARTx is | ARTx Enable bit s enabled; all UA s disabled; all UA | ARTx pins are | | | | |
| bit 14 | Unimplemen | ted: Read as '0 | , | | | | |
| bit 13 | USIDL: UAR | Tx Stop in Idle M | lode bit | | | | |
| | | nues module opera | | | le mode | | |
| bit 12 | 1 = IrDA end | Encoder and De oder and decod oder and decod | er are enable | d | | | |
| bit 11 | $1 = \overline{\text{UxRTS}} p$ | le Selection for bin is in Simplex bin is in Flow Co | mode | t | | | |
| bit 10 | Unimplemen | ted: Read as '0 | , | | | | |
| bit 9-8 | 11 = UxTX, U 10 = UxTX, U 01 = UxTX, U | JARTx Pin Enab JxRX and BCLK JxRX, UxCTS ar JxRX and UxRT nd UxRX pins a atches | x p <u>ins are</u> ena nd UxRTS pin S pins are ena | s are enabled a abled and used; | nd used ⁽⁴⁾ | controlled by PC | ORT latches ⁽⁴ |
| bit 7 | WAKE: Wake | e-up on Start bit | Detect During | Sleep Mode E | nable bit | | |
| | in hardw | continues to sam are on the follow -up is enabled | | | generated on t | the falling edge | ; bit is cleare |
| bit 6 | LPBACK: UA | ARTx Loopback | Mode Select I | bit | | | |
| | | Loopback mode k mode is disabl | | | | | |
| e | Refer to the " UAI enabling the UAF | RTx module for re | ceive or trans | mit operation. | - | <i>ce Manual"</i> for i | nformation or |
| 2: | This feature is or | nly available for | the 16x BRG | mode (BRGH = | 0). | | |
| | This feature is or | - | = | - | | | |
| 4 | This fasture is ar | ly available on (| 24 nin dovice | - | | | |

4: This feature is only available on 64-pin devices.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

| R/W-0 | | | | | | | | | |
|------------------------------------|-------|--------|---------------------|-------------------------------------|-----------|-------|-------|--|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | F7BF | °<3:0> | | | F6BP<3:0> | | | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | F5BF | °<3:0> | | F4BP<3:0> | | | | | |
| bit 7 | | | | | | bit 0 | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at POR '1' = Bit is set | | | '0' = Bit is cleare | = Bit is cleared x = Bit is unknown | | nown | | | |

| | 1110 = Filter hits received in RX Buffer 14 | | | | | |
|----------|--|--|--|--|--|--|
| | | | | | | |
| | • | | | | | |
| | 0001 = Filter hits received in RX Buffer 1 | | | | | |
| | 0000 = Filter hits received in RX Buffer 0 | | | | | |
| bit 11-8 | F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>) | | | | | |
| bit 7-4 | F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>) | | | | | |
| bit 3-0 | F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>) | | | | | |

REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-------------------|--|--|-------------------------------|------------------------------------|----------------|--------------------|-------|--|
| | F11BF | P<3:0> | | F10BP<3:0> | | | | |
| bit 15 | | | | | | | bit 8 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | F9BP | <3:0> | | | F8B | P<3:0> | | |
| bit 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | |
| bit 15-12 | 1111 = Filter 1110 = Filter • • • • | : RX Buffer Ma hits received in hits received in hits received in hits received in | n RX FIFO bu n RX Buffer 1 | iffer 4 | | | | |
| bit 11-8 | F10BP<3:0> | : RX Buffer Ma | sk for Filter 1 | 0 bits (same val | ues as bits<1 | 5:12>) | | |
| bit 7-4 | F9BP<3:0>: | RX Buffer Mas | k for Filter 9 b | oits (same value | s as bits<15:1 | 2>) | | |
| bit 3-0 | F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits<15:12>) | | | | | | | |
| | | | | | | | | |

© 2011-2013 Microchip Technology Inc.

23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet. refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows the ADC module to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

23.1 Key Features

23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- External voltage reference input pins
- · Simultaneous sampling of:
 - Up to four analog input pins
 - Three op amp outputs
 - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- Selectable conversion Trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

| DC CHARACTERISTICS | | | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | |
|--------------------|--------|---|---|------|-----------------------|----|--|--|
| Param No. | Symbol | Characteristic | Min. | Тур. | Max. Units Conditions | | | |
| DI60a | licl | Input Low Injection Current | 0 | | ₋₅ (4,7) | mA | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7 | |
| DI60b | Іісн | Input High Injection Current | 0 | | +5 ^(5,6,7) | mA | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁶⁾ | |
| DI60c | ∑lict | Total Input Injection Current (sum of all I/O and control pins) | -20 ⁽⁸⁾ | _ | +20 ⁽⁸⁾ | mA | Absolute instantaneous sum of all \pm input injection cur- rents from all I/O pins (IICL + IICH) $\leq \sum$ IICT | |

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.


6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.


7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-052C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|-------------|-----|------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | 0.65 BSC | | | |
| Optional Center Pad Width | W2 | | | 6.60 |
| Optional Center Pad Length | T2 | | | 6.60 |
| Contact Pad Spacing | C1 | | 8.00 | |
| Contact Pad Spacing | C2 | | 8.00 | |
| Contact Pad Width (X44) | X1 | | | 0.35 |
| Contact Pad Length (X44) | Y1 | | | 0.85 |
| Distance Between Pads | 0.25 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| Microchip Tradema Architecture — Flash Memory Fam Program Memory S Product Group — Pin Count — Tape and Reel Flag Temperature Range Package Pattern | rk ily iize (Kb (if app | oyte) | | Examples: dsPIC33EP64MC504-I/PT: dsPIC33, Enhanced Performance, 64-Kbyte Program Memory, Motor Control, 44-Pin, Industrial Temperature, TQFP package. |
|--|--|--------|--|---|
| Architecture: | 33 24 | = = | 16-bit Digital Signal Controller 16-bit Microcontroller | |
| Flash Memory Family: | EP | = | Enhanced Performance | |
| Product Group: | GP MC | = = | General Purpose family Motor Control family | |
| Pin Count: | 02 03 04 06 | = | 36-pin 44-pin | |
| Temperature Range: | l E | = = | -40°C to+85°C (Industrial) -40°C to+125°C (Extended) | |
| Package: | ML MR MV PT SO SP SS TL TL | | Skinny Plastic Dual In-Line - (28-pin) 300 mil body (SPDIP) Plastic Shrink Small Outline - (28-pin) 5.30 mm body (SSOP) Very Thin Leadless Array - (36-pin) 5x5 mm body (VTLA) | |