

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128mc504-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0				
VAR	—	US1 ⁽¹⁾	US0 ⁽¹⁾	EDT ^(1,2)	DL2 ⁽¹⁾	DL1 ⁽¹⁾	DL0 ⁽¹⁾				
bit 15							bit				
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0				
SATA ⁽¹⁾	SATB ⁽¹⁾	SATDW ⁽¹⁾	ACCSAT ⁽¹⁾	IPL3(3)	SFA	RND ⁽¹⁾	IF(1)				
bit 7	I				I	1	bit				
Legend:		C = Clearable	e bit								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	1 = Variable	le Exception Pro exception proce	essing latency	is enabled							
bit 14		nted: Read as '									
bit 13-12	-	SP Multiply Uns		Control bits ⁽¹⁾							
	01 = DSP er 00 = DSP er	ngine multiplies ngine multiplies ngine multiplies	are unsigned are signed								
bit 11	•	O Loop Terminatives executing Dot t			iteration						
bit 10-8		DL<2:0>: DO Loop Nesting Level Status bits ⁽¹⁾ 111 = 7 DO loops are active									
	•										
	•										
	001 = 1 DO k 000 = 0 DO k	oop is active oops are active									
bit 7	SATA: ACCA	A Saturation En	able bit ⁽¹⁾								
		ator A saturatio ator A saturatio									
bit 6	SATB: ACCE	B Saturation En	able bit ⁽¹⁾								
		ator B saturatio ator B saturatio									
bit 5	SATDW: Dat	ta Space Write	from DSP Engi	ne Saturation	Enable bit ⁽¹⁾						
		ace write satura ace write satura		I							
bit 4		ACCSAT: Accumulator Saturation Mode Select bit ⁽¹⁾									
		uration (super s uration (normal	,								
bit 3		nterrupt Priority									
		errupt Priority Le errupt Priority Le									
	nis bit is availabl		PXXXMC20X/	50X and dsPl	C33EPXXXGP	50X devices on	ly.				
2: Th	nis bit is always	reau as 0.									

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.




FIGURE 4-10: DATA MEMORY MAP FOR dsPIC33EP256MC20X/50X AND dsPIC33EP256GP50X DEVICES

TABLE 4-17: I2C1 AND I2C2 REGISTER MAP


File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	—	—	—	—	—	—	– – I2C1 Receive Register						0000			
I2C1TRN	0202	_	_	_	_	—	_	—	_				I2C1 Transi	mit Register				OOFF
I2C1BRG	0204	_	_	_	_	_	_	_	Baud Rate Generator					0000				
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_		I2C1 Address Register				0000					
I2C1MSK	020C	_	_	_	_	_	_					I2C1 Add	dress Mask					0000
I2C2RCV	0210	_	_	_	_	_	_	_	_				I2C2 Recei	ve Register				0000
I2C2TRN	0212	_	_	_	_	_	_	_	_				I2C2 Transi	mit Register				OOFF
I2C2BRG	0214	_	_	_	_	_	_	_				Bau	d Rate Gene	erator				0000
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C2ADD	021A	_	_	_	_	—	_					I2C2 Addr	ess Register	r				0000
I2C2MSK	021C	_	_	_	_	_	-					I2C2 Add	dress Mask					0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: UART1 AND UART2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN<	:1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_	UART1 Transmit Register				xxxx					
U1RXREG	0226	_	_	_	_	_	_	_	UART1 Receive Register				0000					
U1BRG	0228							Baud	Rate Gen	erator Pre	scaler							0000
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN<	:1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_				UART2	Transmit F	Register				xxxx
U2RXREG	0236	_	_	_	_	—	_	UART2 Receive Register				0000						
U2BRG	0238		Baud Rate Generator Prescaler 0						0000									

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



EXAMPLE 4-2: EXTENDED DATA SPACE (EDS) WRITE ADDRESS GENERATION

The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Example 4-3.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 7-5:	INTCON3: INTERRUPT CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	_	—	—	—	—	_				
bit 15						•	bit 8				
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—	—	DAE	DOOVR	—	—	—	—				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown							
bit 15-6	Unimplemen	ted: Read as	'0'								
bit 5	DAE: DMA A	ddress Error S	Soft Trap Status	s bit							
	1 = DMA add	1 = DMA address error soft trap has occurred									
	0 = DMA add	ress error soft	trap has not o	ccurred							
bit 4	DOOVR: DO	Stack Overflov	v Soft Trap Sta	tus bit							
	1 = DO stack	1 = DO stack overflow soft trap has occurred									

I = D0	Stack Overnow	3011 11 ap 11 a3	occurred
0 = DO	stack overflow	soft trap has	not occurred

bit 3-0	Unimplemented: Read as '0'
---------	----------------------------

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15					•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—		—	—	—	SGHT
bit 7					•		bit 0
Legend:							

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 0

SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA Controller include:

- ECAN[™]
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.

FIGURE 8-1: DMA CONTROLLER MODULE




11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-17). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices support virtual (internal) connections to the output of the op amp/ comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module"), and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support virtual connections to the filtered QEI module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)".

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEI module allows peripherals to be connected to the QEI digital filter input. To utilize this filter, the QEI module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEI digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43 OF THE dsPIC33EPXXXMC206 DEVICE

RPINR15 = 0x2500;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */
RPINR7 = 0x009;	/* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */


15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The output compare module can select one of seven available clock sources for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The output compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual" for OCxR and OCxRS register restrictions.





REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits ⁽¹⁾ 111 = Reserved 100 = Reserved
bit 3-0	100 = Reserved 011 = PTGO17 ⁽²⁾ 010 = PTGO16 ⁽²⁾ 001 = Reserved 000 = SYNCI1 input from PPS SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits ⁽¹⁾
	 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event . <l< td=""></l<>
	0000 = 1:1 Postscaler generates Special Event Trigger on every second compare match event

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	—	—	_	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_	<u> </u>	—	_		_	FRMDLY	SPIBEN	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	pit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	FRMEN: Fra	med SPIx Suppo	ort bit					
		SPIx support is e SPIx support is d		x pin is used as	Frame Sync	oulse input/outpu	ıt)	
bit 14	SPIFSD: Fra	me Sync Pulse [Direction Co	ontrol bit				
		ync pulse input (ync pulse output						
bit 13	FRMPOL: Fr	ame Sync Pulse	Polarity bit	t				
		ync pulse is activ	•					
		ync pulse is activ						
bit 12-2	-	nted: Read as '0						
bit 1		ame Sync Pulse	-					
		ync pulse coincio ync pulse preceo						
bit 0	SPIBEN: En	hanced Buffer Er	nable bit					
		d buffer is enable						
	0 = Enhance	d buffer is disabl	ed (Standa	rd mode)				

REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS70582) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

Note: <u>Hardware</u> flow control using UxRTS and UxCTS is not available on all pin count devices. See the "**Pin Diagrams**" section for availability.


The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 20-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UARTx SIMPLIFIED BLOCK DIAGRAM



© 2011-2013 Microchip Technology Inc.

20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools


dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	—	—	—	CSS26 ⁽²⁾	CSS25 ⁽²⁾	CSS24 ⁽²⁾
bit 15	•					1	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	_	_		—	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cl	eared	x = Bit is unki	nown
bit 15		1 Input Scan S					
					input scan (Ope		
	•	•		surement for ir	nput scan (Open)	
bit 14		1 Input Scan S					
					r input scan (CT input scan (CTN		
bit 13-11	Unimplemen	ted: Read as '	0'				
bit 10	CSS26: ADC	1 Input Scan S	election bit ⁽²⁾				
	1 = Selects C	A3/AN6 for inp	ut scan				
	0 = Skips OA	3/AN6 for input	scan				
bit 9	CSS25: ADC	1 Input Scan S	election bit ⁽²⁾				
	1 = Selects C	A2/AN0 for inp	ut scan				
	0 = Skips OA	2/AN0 for input	scan				
bit 8	CSS24: ADC	1 Input Scan S	election bit ⁽²⁾				
		A1/AN3 for inp					
	0 = Skips OA	1/AN3 for input	scan				
	° 01p0 07.		ooun				

REGISTER 23-7: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER HIGH⁽¹⁾

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.





26.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

$$\begin{array}{c} x16+x12+x5+1\\ \text{and}\\ x32+x26+x23+x22+x16+x12+x11+x10+x8+x7\\ +x5+x4+x2+x+1 \end{array}$$

To program these polynomials into the CRC generator, set the register bits as shown in Table 26-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

TABLE 26-1:CRC SETUP EXAMPLES FOR16 AND 32-BIT POLYNOMIAL

CRC Control	Bit V	alues
Bits	16-bit Polynomial	32-bit Polynomial
PLEN<4:0>	01111	11111
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x

26.2 Programmable CRC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- "Programmable Cyclic Redundancy Check (CRC)" (DS70346) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools






TABLE 30-34: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

АС СНА	RACTERIST	īcs	(unless o	otherwise	stated) ature -4	0°C ≤ Ta	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	FscP	Maximum SCK2 Frequency	—	_	15	MHz	(Note 3)
SP20	TscF	SCK2 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK2 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	-	_		ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		rics	Standard Op (unless othe Operating te	erwise st	ated) e -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	15	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1	1.5 Tcy + 40	—		ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

AC CHA	ARACTER	RISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)(1) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
	-	Cloci	k Paramet	ters			
AD50	TAD	ADC Clock Period	117.6	_	_	ns	
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾		250	_	ns	
	•	Conv	version R	ate			
AD55	tCONV	Conversion Time	_	14 Tad		ns	
AD56	FCNV	Throughput Rate	_	_	500	ksps	
AD57a	TSAMP	Sample Time when Sampling any ANx Input	3 Tad	—	_		
AD57b	TSAMP	Sample Time when Sampling the Op Amp Outputs (Configuration A and Configuration B) ^(4,5)	3 Tad	—	-		
		Timin	g Parame	ters			
AD60	tPCS	Conversion Start from Sample Trigger ^(2,3)	2 Tad	-	3 Tad	—	Auto-convert trigger is not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ^(2,3)	2 Tad	—	3 Tad		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ^(2,3)		0.5 Tad	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μS	(Note 6)

TABLE 30-60: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Parameters are characterized but not tested in manufacturing.
- **3:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- **6:** The parameter, tDPU, is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1<15>) = 1). During this time, the ADC result is indeterminate.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

PMD (PIC24EPXXXMC20X Devices)	
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	,
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	,
PORTA (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTB (PIC24EPXXXGP/MC202,	,
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTB (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTB (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	2
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	ł
PORTC (PIC24EPXXXGP/MC204,	,
dsPIC33EPXXXGP/MC204/504 Devices) 102	
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices))
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTE (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTF (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	`
,	,
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 101	
PTG78	5
PWM (dsPIC33EPXXXMC20X/50X,	
)
PIC24EPXXXMC20X Devices)79)
PIC24EPXXXMC20X Devices)79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X,	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93)) } ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CSSH (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN1 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 3) 326 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSL (ADC1 Input Scan Select Low) 336 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336 <t< td=""><td></td></t<>	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN1 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 3) 326 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSL (ADC1 Input Scan Select Low) 336 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336 <t< td=""><td>))) ; ; ; ; ; ; ; ; ; ;</td></t<>))) ; ; ; ; ; ; ; ; ; ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor) 158	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 325 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1COSSL (ADC1 Input Scan Select High) 336 ALTDTRx (PWMx Alternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial High)	
CRCXORL (CRC XOR Polynomial Low)	
CTMUCON1 (CTMU Control 1)	
CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	319
Reference Control)	371
CxBUFPNT1 (ECANx Filter 0-3	571
Buffer Pointer 1)	300
CxBUFPNT2 (ECANx Filter 4-7	500
Buffer Pointer 2)	301
CxBUFPNT3 (ECANx Filter 8-11	501
Buffer Pointer 3)	301
CxBUFPNT4 (ECANx Filter 12-15	501
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	
CxCFG2 (ECANx Baud Rate Configuration 2)	
CxCTRL1 (ECANx Control 1)	
CxCTRL2 (ECANx Control 2)	
CxEC (ECANx Transmit/Receive Error Count)	
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	
CxFIFO (ECANx FIFO Status)	
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CVDVEREID (ECAN) Accortance Filter n	200
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n	. 304
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier)	. 304 . 303
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1)	304 303 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2)	304 303 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n	304 303 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier)	304 303 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n	304 303 307 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier)	304 303 307 307 307
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive	304 303 307 307 306 306
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1)	304 303 307 307 306 306
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive	304 303 307 307 306 306 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2)	304 303 307 307 306 306 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRTRmnCON (ECANx TX/RX	304 303 307 307 306 306 308 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRTRmnCON (ECANx TX/RX Buffer mn Control)	. 304 . 303 . 307 . 307 . 306 . 306 . 308 . 308 . 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code)	304 303 307 307 306 306 308 308 308
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID)	304 303 307 307 306 306 308 308 308 309 292 383
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF2 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	304 303 307 307 306 306 308 308 308 309 292 383 383
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	304 303 307 307 306 306 308 308 308 309 292 383 383 150
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	304 303 307 307 306 306 308 308 308 309 292 383 383 150
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write	304 303 307 307 306 306 308 308 308 309 292 383 383 150 151
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMAPC (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF2 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DMALCA (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMAPPS (DMA Parigheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPVC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVID (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count) DMAXCAN (DMA Channel x Control)	304 303 307 307 306 306 308 308 308 308 309 292 383 383 150 151 148 149 146 142
Extended Identifier) CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) CxRXFUL1 (ECANx Receive Buffer Full 1) CxRXFUL2 (ECANx Receive Buffer Full 2) CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxRXOVF2 (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision) DMAPPS (DMA Last Channel Active Status) DMAPVC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	304 303 307 307 306 306 308 308 308 308 308 308 309 292 383 3150 151 148 149 146 142