

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 9x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128mc504t-i-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



| 1: | CPU C | ORE RE | EGISTEI | R MAP F | OR dsF | PIC33EP | XXXMC | 20X/50X | (AND d | sPIC33 | EPXXX | GP50X | DEVICE | S ONL | Y (CON | TINUE | D) |
|-------|---|---|---|---|---|--|---|--|---|--|---|--|---|---|--|--|---|
| Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| 0042 | OA | OB | SA | SB | OAB | SAB | DA | DC | IPL2 | IPL1 | IPL0 | RA | N | OV | Z | С | 0000 |
| 0044 | VAR | _ | US< | :1:0> | EDT | | DL<2:0> | | SATA | SATB | SATDW | ACCSAT | IPL3 | SFA | RND | IF | 0020 |
| 0046 | XMODEN | YMODEN | ODEN — BWM<3:0> YWM<3:0> XWM<3:0> 0000 XMODSRT<15:0> | | | | | | | | | | | | | | |
| 0048 | | • | | • | • | | XMC | DSRT<15:0 |)> | | | | | | | | 0000 |
| 004A | | | XMODSRT<15:0> — 0000 XMODEND<15:0> — 0001 | | | | | | | | | | | | | | |
| 004C | | | | | | | YMC | DSRT<15:0 |)> | | | | | | | | 0000 |
| 004E | | | | | | | YMC | DEND<15:0 |)> | | | | | | | | 0001 |
| 0050 | BREN | | | | | | | XBF | REV<14:0> | | | | | | | | 0000 |
| 0052 | — | _ | | | | | | | DISICNT< | 13:0> | | | | | | | 0000 |
| 0054 | _ | _ | _ | _ | _ | _ | _ | | | | | TBLPA | G<7:0> | | | | 0000 |
| 0058 | | | | • | • | • | • | MSTRPR< | <15:0> | | | | | | | | 0000 |
| | Addr. 0042 0044 0046 0048 0048 004A 004C 004C 004E 0050 0052 0054 | Addr. Bit 15 0042 OA 0044 VAR 0046 XMODEN 0048 - 0044 - 0045 - 0046 BREN 0047 - | Addr. Bit 15 Bit 14 0042 OA OB 0044 VAR — 0046 XMODEN YMODEN 0048 — | Addr. Bit 15 Bit 14 Bit 13 0042 OA OB SA 0044 VAR — US< | Addr. Bit 15 Bit 14 Bit 13 Bit 12 0042 OA OB SA SB 0044 VAR — US<1:0> 0046 XMODEN YMODEN — — 0048 — | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0042 OA OB SA SB OAB 0044 VAR — US<1:0> EDT 0046 XMODEN YMODEN — — — 0048 | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0042 OA OB SA SB OAB SAB 0044 VAR — US<1:0> EDT 0046 XMODEN MODEN — — BWM 0048 | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0042 OA OB SA SB OAB SAB DA 0044 VAR — US<1:0> EDT DL<2:0> 0046 XMODEN MODEN — — BWM<3:0> 0048 — — — BWM<3:0> XMC 0040 — — — BWM<3:0> XMC 0044 O — — — MC 0048 — — — — MC 00404 — — — — MC 00404 — — — — YMC 00404 — — — YMC YMC 00410 — — — YMC YMC 0050 BREN — — — — — 0051 — — <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0042 OA OB SA SB OAB SAB DA DC 0044 VAR — US<1:0> EDT DL<2:0> D04 DC 0046 XMODEN YMODEN — — BWM<3:0> XMODENDRT<15:0</td> 0048 — — XMODENDRT<15:0 | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0042 OA OB SA SB OAB SAB DA DC 0044 VAR — US<1:0> EDT DL<2:0> D04 DC 0046 XMODEN YMODEN — — BWM<3:0> XMODENDRT<15:0 | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70042OAOBSASBOABSABDADCIPL20044VARUS<1:0>EDT $DL<2:0>$ SATA0046XMODENYMODENBWM<3:0>SATA0048 $$ BWM<3:0>SATA0044 $$ BWM<3:0>SATA0045 $$ BWM<3:0>SATA0046 $$ SATA0047 $$ $$ SATA0048 $$ $$ $$ SATA0049 $$ $$ $$ $$ 0040 $$ $$ $$ $$ 0041 $$ $$ $$ $$ 0042 $$ $$ $$ $$ 0043 $$ $$ $$ $$ 0044 $$ $$ $$ $$ 0045 $$ $$ $$ $$ 0050BREN $$ $$ $$ $$ 0051 $$ $$ $$ $$ $$ 0054 $$ $$ $$ $$ $$ | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 60042OAOBSASBOABSABDADCIPL2IPL10044VARUS<1:0>EDT $DL<2:0>$ SATASATB0046XMODENMODEN $BWM<3:0>$ VMODSRT<15:0>0048 $VMODEN$ $MMODENYWM0044VMODENMMODENYWM0045VMODENMMODENYWM0046VMODENMMODEN<15:0>YWM0047VMODENYMODEND<15:0>YWM0048VMODENYMODEND<15:0>YWM0049VMODENYMODEND<15:0>YMODEND0040VMODENYMODEND<15:0>YMODEND0050BRENVMODENUSICNT<13:0>00510054$ | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 0044 VAR — US<1:0> EDT DL<2:0> SATA SATB SATDW 0046 XMODEN YMODEN — — BUM< | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA 0044 VAR US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT 0046 XMODEN MODEN BWM<3:0> YWM<:0> YWM YWM YWM YWM YWM BWM<3:0> YWM YWM | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N 0044 VAR US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT IPL3 0046 XMODEN YMODEN BWH<3:0> YWMODSRT<15:0> YWM IPL3 0046 V BWH<3:0> YWMODSRT<15:0> YWM YMODSRT<15:0> VWMOSRT<15:0> VWMOSRT<15:0> VMODEN YMODEN YMODSRT<15:0> VWMOSRT<15:0> VWM YMODSRT<15:0> VWMOSRT<15:0> VWMOSRT<15:0> VWMOSRT<15:0> VWMOSRT<15:0> VWM SATE | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20042OAOBSASBOABSABDADCIPL2IPL1IPL0RANOV0044VAR-US<1:0- | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N OV Z 0044 VAR — US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT IPL3 SFA RND 0046 XMODEN YMODEN — — BWM<3:0> YWM<3:0> XWM<3:0> XWM<3:0 | Addr. Bit 13 Bit 13 Bit 13 Bit 13 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N OV Z C 0044 VAR - US<1:> EDT DL<2:> SATA SATB SATDW ACCSAT IPL3 SFA RND IFF 0046 VARODEN YMODEN - - BWM-3:> STAT SATA SATB SATDW ACCSAT IPL3 SFA RND IFF 0048 VMODEN YMODEN - - BWM-3:> YMOSTO YWM-3:> YMM-3:> YMM-3: |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

| IABLE 4-2 | 23: E | CAN1 I | REGIST | ER MA | P WHE | N WIN | (CICIE | <l1<0></l1<0> | •) = 1 FC | OR dsPIC | 33EPX | XXMC/G | P50X D | EVICES | ONLY (| | NUED) | |
|------------|-------|--------|--------|--------|--------|--------|--------|---------------|-----------|----------|----------|--------|--------|--------|--------|-------|-------|---------------|
| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| C1RXF11EID | 046E | | | | EID< | :15:8> | | | | | | | EID< | 7:0> | | | | xxxx |
| C1RXF12SID | 0470 | | | | SID< | :10:3> | | | | | SID<2:0> | | _ | EXIDE | _ | EID<1 | 7:16> | xxxx |
| C1RXF12EID | 0472 | | | | EID< | :15:8> | | | | | | | EID< | 7:0> | | | | xxxx |
| C1RXF13SID | 0474 | | | | SID< | :10:3> | | | | | SID<2:0> | | _ | EXIDE | — | EID<1 | 7:16> | xxxx |
| C1RXF13EID | 0476 | | | | EID< | :15:8> | | | | | | | EID< | 7:0> | | | | xxxx |
| C1RXF14SID | 0478 | | | | SID< | :10:3> | | | | | SID<2:0> | | _ | EXIDE | — | EID<1 | 7:16> | xxxx |
| C1RXF14EID | 047A | | | | EID< | :15:8> | | | | | | | EID< | 7:0> | | | | xxxx |
| C1RXF15SID | 047C | | | | SID< | :10:3> | | | | | SID<2:0> | | _ | EXIDE | _ | EID<1 | 7:16> | xxxx |
| C1RXF15EID | 047E | | | | EID< | :15:8> | | | | | | | EID< | 7:0> | | | | xxxx |

ECANI DECISTED MAD WHEN WIN (CICTDI 1 -0.) 1 EOD doDIC22EDXXXMC/CDE0X DEVICES ONLY (CONTINUED) TARIE 1 22.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-39: PMD REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | | | | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | — | C1MD | AD1MD | 0000 |
| PMD2 | 0762 | | _ | _ | - | IC4MD | IC3MD | IC2MD | IC1MD | _ | _ | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | _ | _ | _ | CMPMD | | | CRCMD | _ | — | — | | — | I2C2MD | | 0000 |
| PMD4 | 0766 | _ | _ | _ | _ | _ | _ | | | _ | _ | — | — | REFOMD | CTMUMD | | | 0000 |
| PMD6 | 076A | _ | | _ | _ | _ | | | | _ | | — | _ | | — | | | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| PMD7 | 076C | | | | | | | | | | | | DMA1MD | PTGMD | | | | 0000 |
| FIND7 | 0700 | _ | _ | _ | _ | _ | _ | _ | _ | _ | — | _ | DMA2MD | FIGND | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-40: PMD REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | QEI1MD | PWMMD | _ | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | — | C1MD | AD1MD | 0000 |
| PMD2 | 0762 | _ | — | — | — | IC4MD | IC3MD | IC2MD | IC1MD | _ | — | — | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | _ | _ | _ | CMPMD | _ | _ | CRCMD | _ | _ | _ | _ | _ | I2C2MD | _ | 0000 |
| PMD4 | 0766 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | — | — | | _ | — | PWM3MD | PWM2MD | PWM1MD | — | | | _ | — | | — | - | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| PMD7 | 076C | | | | | | | | | | | | DMA1MD | PTGMD | | | | 0000 |
| FIVID7 | 0700 | _ | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | DMA2MD | FIGND | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 95

TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | QEI1MD | PWMMD | — | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | _ | _ | AD1MD | 0000 |
| PMD2 | 0762 | _ | _ | _ | _ | IC4MD | IC3MD | IC2MD | IC1MD | _ | _ | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | — | — | _ | CMPMD | _ | _ | CRCMD | _ | — | _ | — | — | I2C2MD | _ | 0000 |
| PMD4 | 0766 | _ | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | _ | | _ | _ | _ | PWM3MD | PWM2MD | PWM1MD | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| PMD7 | 076C | | | | | | | | | | | | DMA1MD | PTGMD | | | | 0000 |
| PIVID7 | 0760 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | DMA2MD | FIGMD | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|--------|--------|-------|-------|-------|-------|-------|---------------|
| TRISD | 0E30 | _ | _ | _ | | _ | _ | _ | TRISD8 | | TRISD6 | TRISD5 | | | | | _ | 0160 |
| PORTD | 0E32 | _ | _ | | _ | _ | _ | | RD8 | — | RD6 | RD5 | — | _ | _ | _ | | xxxx |
| LATD | 0E34 | _ | _ | | _ | _ | _ | | LATD8 | — | LATD6 | LATD5 | — | _ | _ | _ | | xxxx |
| ODCD | 0E36 | _ | | | - | | | | ODCD8 | — | ODCD6 | ODCD5 | — | _ | _ | _ | | 0000 |
| CNEND | 0E38 | _ | | | - | | | | CNIED8 | — | CNIED6 | CNIED5 | — | _ | _ | _ | | 0000 |
| CNPUD | 0E3A | _ | _ | | _ | _ | _ | | CNPUD8 | — | CNPUD6 | CNPUD5 | — | _ | _ | _ | | 0000 |
| CNPDD | 0E3C | _ | _ | | _ | _ | _ | | CNPDD8 | — | CNPDD6 | CNPDD5 | — | _ | _ | _ | | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY


| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|---------|---------|---------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| TRISE | 0E40 | TRISE15 | TRISE14 | TRISE13 | TRISE12 | — | _ | _ | — | _ | | - | — | — | _ | — | | F000 |
| PORTE | 0E42 | RE15 | RE14 | RE13 | RE12 | _ | — | — | — | | — | — | _ | — | — | — | — | xxxx |
| LATE | 0E44 | LATE15 | LATE14 | LATE13 | LATE12 | _ | _ | | — | _ | _ | | _ | — | - | — | _ | xxxx |
| ODCE | 0E46 | ODCE15 | ODCE14 | ODCE13 | ODCE12 | — | - | - | - | | | - | — | — | _ | _ | | 0000 |
| CNENE | 0E48 | CNIEE15 | CNIEE14 | CNIEE13 | CNIEE12 | _ | — | — | — | | — | — | _ | — | — | — | — | 0000 |
| CNPUE | 0E4A | CNPUE15 | CNPUE14 | CNPUE13 | CNPUE12 | _ | _ | | — | _ | _ | | _ | — | - | — | _ | 0000 |
| CNPDE | 0E4C | CNPDE15 | CNPDE14 | CNPDE13 | CNPDE12 | _ | _ | _ | _ | - | _ | — | _ | — | _ | _ | _ | 0000 |
| ANSELE | 0E4E | ANSE15 | ANSE14 | ANSE13 | ANSE12 | | — | _ | — | _ | _ | _ | | | _ | | _ | F000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|---------------|
| TRISF | 0E50 | — | - | — | | — | | — | - | - | — | - | - | — | - | TRISF1 | TRISF0 | 0003 |
| PORTF | 0E52 | — | — | _ | — | — | — | — | _ | — | — | — | — | — | — | RF1 | RF0 | xxxx |
| LATF | 0E54 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | LATF1 | LATF0 | xxxx |
| ODCF | 0E56 | _ | - | _ | - | — | - | — | | | — | | | _ | - | ODCF1 | ODCF0 | 0000 |
| CNENF | 0E58 | | — | - | | — | - | _ | - | - | — | - | - | — | - | CNIEF1 | CNIEF0 | 0000 |
| CNPUF | 0E5A | — | — | — | — | — | — | — | — | — | — | — | — | — | — | CNPUF1 | CNPUF0 | 0000 |
| CNPDF | 0E5C | _ | _ | _ | _ | - | | _ | _ | _ | _ | _ | _ | _ | - | CNPDF1 | CNPDF0 | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.



8.1 DMA Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

8.1.1 KEY RESOURCES

- Section 22. "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.2 DMAC Registers

Each DMAC Channel x (where x = 0 through 3) contains the following registers:

- 16-Bit DMA Channel Control register (DMAxCON)
- 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- 32-Bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-Bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-Bit DMA Peripheral Address register (DMAxPAD)
- 14-Bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|--------------|--|---------------|--------------------|------------------|-----------------|--------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| | | <u> </u> | _ | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-4 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 3 | PWCOL3: DI | MA Channel 3 F | Peripheral Wi | rite Collision Fla | ag bit | | |
| | | lision is detecte | | | | | |
| | | collision is dete | | | | | |
| bit 2 | | | • | rite Collision Fla | ag bit | | |
| | | lision is detecte collision is dete | | | | | |
| bit 1 | | | | rite Collision Fla | a hit | | |
| DILI | | lision is detecte | • | | | | |
| | | collision is dete | | | | | |
| bit 0 | PWCOL0: DI | MA Channel 0 F | Peripheral Wi | rite Collision Fla | ag bit | | |
| | | lision is detecte | • | - | č | | |
| | 0 = No write | collision is dete | ected | | | | |
| | | | | | | | |

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

| Peripheral Pin Select Input Register Value | Input/ Output | Pin Assignment | Peripheral Pin Select Input Register Value | Input/ Output | Pin Assignment |
|--|------------------|----------------|--|------------------|----------------|
| 010 1000 | I/O | RP40 | 101 0101 | — | _ |
| 010 1001 | I/O | RP41 | 101 0110 | — | — |
| 010 1010 | I/O | RP42 | 101 0111 | — | — |
| 010 1011 | I/O | RP43 | 101 1000 | | — |
| 010 1100 | I | RPI44 | 101 1001 | | — |
| 101 1010 | — | _ | 110 1101 | — | _ |
| 101 1011 | — | — | 110 1110 | | — |
| 101 1100 | — | — | 110 1111 | | — |
| 101 1101 | — | _ | 111 0000 | — | _ |
| 101 1110 | 1 | RPI94 | 111 0001 | — | _ |
| 101 1111 | I | RP195 | 111 0010 | | — |
| 110 0000 | I | RPI96 | 111 0011 | — | — |
| 110 0001 | I/O | RP97 | 111 0100 | | — |
| 110 0010 | — | — | 111 0101 | | — |
| 110 0011 | — | — | 111 0110 | I/O | RP118 |
| 110 0100 | — | — | 111 0111 | Ι | RPI119 |
| 110 0101 | — | — | 111 1000 | I/O | RP120 |
| 110 0110 | _ | | 111 1001 | Ι | RPI121 |
| 110 0111 | | | 111 1010 | — | |
| 110 1000 | — | _ | 111 1011 | — | _ |
| 110 1001 | — | | 111 1100 | — | |
| 110 1010 | | | 111 1101 | — | |
| 110 1011 | — | _ | 111 1110 | — | |
| 110 1100 | — | _ | 111 1111 | _ | |

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.


2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

| Function | RPxR<5:0> | Output Name |
|-------------------------|-----------|---|
| Default PORT | 000000 | RPn tied to Default Pin |
| U1TX | 000001 | RPn tied to UART1 Transmit |
| U2TX | 000011 | RPn tied to UART2 Transmit |
| SDO2 | 001000 | RPn tied to SPI2 Data Output |
| SCK2 | 001001 | RPn tied to SPI2 Clock Output |
| SS2 | 001010 | RPn tied to SPI2 Slave Select |
| C1TX ⁽²⁾ | 001110 | RPn tied to CAN1 Transmit |
| OC1 | 010000 | RPn tied to Output Compare 1 Output |
| OC2 | 010001 | RPn tied to Output Compare 2 Output |
| OC3 | 010010 | RPn tied to Output Compare 3 Output |
| OC4 | 010011 | RPn tied to Output Compare 4 Output |
| C1OUT | 011000 | RPn tied to Comparator Output 1 |
| C2OUT | 011001 | RPn tied to Comparator Output 2 |
| C3OUT | 011010 | RPn tied to Comparator Output 3 |
| SYNCO1 ⁽¹⁾ | 101101 | RPn tied to PWM Primary Time Base Sync Output |
| QEI1CCMP ⁽¹⁾ | 101111 | RPn tied to QEI 1 Counter Comparator Output |
| REFCLKO | 110001 | RPn tied to Reference Clock Output |
| C4OUT | 110010 | RPn tied to Comparator Output 4 |

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

11.5 I/O Helpful Tips

- 1. In some cases, certain pins, as defined in Table 30-11, under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD - 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.

5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = 2.4V @ IOH = -8 mA and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 30.0 "Electrical Characteristics" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input provided there is no external analog input, such as for a built-in self-test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".


15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The output compare module can select one of seven available clock sources for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The output compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual" for OCxR and OCxRS register restrictions.





16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of Tcy/2 (7.14 ns at Fcy = 70MHz)
- Independent Fault and current-limit inputs for six PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNC01 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2 which are remappable using the PPS feature, FLT3 and FLT4 which are available only on the larger 44-pin and 64-pin packages, and FLT32 which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>), regardless of the state of FLT32.

BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|------------------------------------|-------|-------|------------------------------------|---|-------|-------|-------|
| | | | Ву | /te 3 | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | Ву | /te 2 | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cleared x = Bit is unknown | | | |

bit 15-8 Byte 3<15:8>: ECAN Message Byte 3 bits

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2 bits

BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
|-----------------------------------|-------|------------------|-------|------------------------------------|-------|-----------------|-------|--|
| | | | B | yte 5 | | | | |
| bit 15 | | | | | | | bit 8 | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| | | | | yte 4 | | | | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown | |

bit 15-8 Byte 5<15:8>: ECAN Message Byte 5 bits

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4 bits

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|---|--|---------------------------------------|------------------|--------------------|-----------------|-----------------|----------|--|--|--|
| EDG1MOD | EDG1POL | EDG1SEL3 | EDG1SEL2 | EDG1SEL1 | EDG1SEL0 | EDG2STAT | EDG1STAT | | | |
| bit 15 | | 1 | | 11 | | | bit 8 | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | | | |
| EDG2MOD | EDG2POL | EDG2SEL3 | EDG2SEL2 | EDG2SEL1 | EDG2SEL0 | _ | _ | | | |
| bit 7 | | | | 1 1 | | | bit C | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readabl | le bit | W = Writable | oit | U = Unimplem | ented bit, read | l as '0' | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | red | x = Bit is unkr | nown | | | |
| | | | | | | | | | | |
| bit 15 | EDG1MOD: E | Edge 1 Edge Sa | ampling Mode | Selection bit | | | | | | |
| | 1 = Edge 1 is | s edge-sensitive | 9 | | | | | | | |
| | • | s level-sensitive | | | | | | | | |
| bit 14 | | dge 1 Polarity | | | | | | | | |
| | | s programmed f | | | | | | | | |
| L:1 40 40 | • | s programmed f | • | • | | | | | | |
| bit 13-10 | | :0>: Edge 1 So | urce Select bits | 5 | | | | | | |
| | 1xxx = Reserved 01xx = Reserved | | | | | | | | | |
| | 0011 = CTED1 pin | | | | | | | | | |
| | 0010 = CTED2 pin | | | | | | | | | |
| | 0001 = OC1 | | | | | | | | | |
| hit 0 | 0000 = Timer | | :+ | | | | | | | |
| bit 9 | | Edge 2 Status b | | vritten to control | the edge cou | ree | | | | |
| | 1 = Edge 2 h | | | | i the edge sou | ice. | | | | |
| | | as not occurred | 1 | | | | | | | |
| bit 8 | EDG1STAT: E | Edge 1 Status b | it | | | | | | | |
| | | | 1 and can be v | vritten to control | the edge sou | rce. | | | | |
| | 1 = Edge 1 h | | | | | | | | | |
| | - | as not occurred | | | | | | | | |
| bit 7 | | Edge 2 Edge Sa | | Selection bit | | | | | | |
| | | s edge-sensitive s level-sensitive | | | | | | | | |
| bit 6 | • | dge 2 Polarity | | | | | | | | |
| Sit 0 | | s programmed f | | dae response | | | | | | |
| | | s programmed f | | | | | | | | |
| bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits | | | | | | | | | | |
| | 1111 = Reserved | | | | | | | | | |
| | 01xx = Reserved | | | | | | | | | |
| | 0100 = CMP ² 0011 = CTEE | | | | | | | | | |
| | 0010 = CTEE | | | | | | | | | |
| | 0001 = OC1 module | | | | | | | | | |
| | 0001 = OC1 | module | | | | | | | | |
| | | module | | | | | | | | |

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

NOTES:

29.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

29.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

29.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| DC CHARACT | ERISTICS | | (unless othe | • | : 3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended | | | |
|------------------|---------------------------|------|--------------|------------------|---|---------|--|--|
| Parameter No. | Тур. | Max. | Units | Units Conditions | | | | |
| Operating Cur | rent (IDD) ⁽¹⁾ | | | | | | | |
| DC20d | 9 | 15 | mA | -40°C | | | | |
| DC20a | 9 | 15 | mA | +25°C | 3.3V | 10 MIPS | | |
| DC20b | 9 | 15 | mA | +85°C | 3.3V | | | |
| DC20c | 9 | 15 | mA | +125°C | | | | |
| DC22d | 16 | 25 | mA | -40°C | | 20 MIPS | | |
| DC22a | 16 | 25 | mA | +25°C | 3.3V | | | |
| DC22b | 16 | 25 | mA | +85°C | | | | |
| DC22c | 16 | 25 | mA | +125°C | | | | |
| DC24d | 27 | 40 | mA | -40°C | | 40 MIPS | | |
| DC24a | 27 | 40 | mA | +25°C | 3.3V | | | |
| DC24b | 27 | 40 | mA | +85°C | 3.3V | | | |
| DC24c | 27 | 40 | mA | +125°C | | | | |
| DC25d | 36 | 55 | mA | -40°C | | | | |
| DC25a | 36 | 55 | mA | +25°C | 3.3V | | | |
| DC25b | 36 | 55 | mA | +85°C | 3.3V | 60 MIPS | | |
| DC25c | 36 | 55 | mA | +125°C | 7 | | | |
| DC26d | 41 | 60 | mA | -40°C | | | | |
| DC26a | 41 | 60 | mA | +25°C | 3.3V | 70 MIPS | | |
| DC26b | 41 | 60 | mA | +85°C | | | | |

TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) {NOP(); } statement
- · JTAG is disabled

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | |
|--------------------|-----------|--|---|---------------------|------|-------|---|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min. | Тур. ⁽²⁾ | Max. | Units | Conditions | |
| SY00 | Τρυ | Power-up Period | _ | 400 | 600 | μS | | |
| SY10 | Tost | Oscillator Start-up Time | | 1024 Tosc | | | Tosc = OSC1 period | |
| SY12 | Twdt | Watchdog Timer Time-out Period | 0.81 | 0.98 | 1.22 | ms | WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | |
| | | | 3.26 | 3.91 | 4.88 | ms | WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | |
| SY13 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | 0.68 | 0.72 | 1.2 | μS | | |
| SY20 | TMCLR | MCLR Pulse Width (low) | 2 | _ | | μS | | |
| SY30 | TBOR | BOR Pulse Width (low) | 1 | _ | | μS | | |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | _ | 500 | 900 | μS | -40°C to +85°C | |
| SY36 | TVREG | Voltage Regulator Standby-to-Active mode Transition Time | _ | — | 30 | μS | | |
| SY37 | Toscdfrc | FRC Oscillator Start-up Delay | 46 | 48 | 54 | μS | | |
| SY38 | Toscdlprc | LPRC Oscillator Start-up Delay | | — | 70 | μS | | |


TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2