



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 256КВ (85.5К х 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K × 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gp502t-e-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 |
|---------------------|------------------------------|--|-------------------------|-----------------------------|---------------------------|--------------------|--------------------|
| VAR | — | US1 ⁽¹⁾ | US0 ⁽¹⁾ | EDT ^(1,2) | DL2 ⁽¹⁾ | DL1 ⁽¹⁾ | DL0 ⁽¹⁾ |
| bit 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/C-0 | R-0 | R/W-0 | R/W-0 |
| SATA ⁽¹⁾ | SATB ⁽¹⁾ | SATDW ⁽¹⁾ | ACCSAT ⁽¹⁾ | IPL3(3) | SFA | RND ⁽¹⁾ | IF(1) |
| bit 7 | I | | | | I | 1 | bit |
| Legend: | | C = Clearable | e bit | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | t | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 15 | 1 = Variable | le Exception Pro exception proce | essing latency | is enabled | | | |
| bit 14 | | nted: Read as ' | | | | | |
| bit 13-12 | - | SP Multiply Uns | | Control bits ⁽¹⁾ | | | |
| | 01 = DSP er 00 = DSP er | ngine multiplies ngine multiplies ngine multiplies | are unsigned are signed | | | | |
| bit 11 | • | O Loop Terminatives executing Dot t | | | iteration | | |
| bit 10-8 | | Loop Nesting oops are active | | (1) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = 1 DO k 000 = 0 DO k | oop is active oops are active | | | | | |
| bit 7 | SATA: ACCA | A Saturation En | able bit ⁽¹⁾ | | | | |
| | | ator A saturatio ator A saturatio | | | | | |
| bit 6 | SATB: ACCE | B Saturation En | able bit ⁽¹⁾ | | | | |
| | | ator B saturatio ator B saturatio | | | | | |
| bit 5 | SATDW: Dat | ta Space Write | from DSP Engi | ne Saturation | Enable bit ⁽¹⁾ | | |
| | | ace write satura ace write satura | | I | | | |
| bit 4 | | cumulator Satu | | elect bit ⁽¹⁾ | | | |
| | | uration (super s uration (normal | , | | | | |
| bit 3 | | nterrupt Priority | | | | | |
| | | errupt Priority Le errupt Priority Le | | | | | |
| | nis bit is availabl | | PXXXMC20X/ | 50X and dsPl | C33EPXXXGP | 50X devices on | ly. |
| 2: Th | nis bit is always | reau as 0. | | | | | |

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.






TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY (CONTINUED)

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|------------|--------|----------|--------|------------|-------------|-------|---------|-------------|---------|---------|--------|-------------|--------|---------------|
| IPC35 | 0886 | _ | | JTAGIP<2:0 | > | _ | | ICDIP<2:0 | > | | — | _ | _ | — | _ | — | | 4400 |
| IPC36 | 0888 | _ | F | PTG0IP<2:0 | > | _ | PT | GWDTIP< | 2:0> | | PT | GSTEPIP<2 | :0> | — | — | — | - | 4440 |
| IPC37 | 088A | _ | — | — | _ | _ | F | PTG3IP<2:0 |)> | | | PTG2IP<2:0> | > | _ | | PTG1IP<2:0> | | 0444 |
| INTCON1 | 08C0 | NSTDIS | OVAERR | OVBERR | | | | _ | _ | _ | DIV0ERR | DMACERR | MATHERR | ADDRERR | STKERR | OSCFAIL | _ | 0000 |
| INTCON2 | 08C2 | GIE | DISI | SWTRAP | _ | _ | | | — | | _ | — | — | _ | INT2EP | INT1EP | INT0EP | 8000 |
| INTCON3 | 08C4 | _ | — | — | _ | _ | | | — | | _ | DAE | DOOVR | _ | — | — | | 0000 |
| INTCON4 | 08C6 | _ | _ | _ | _ | _ | - | _ | — | _ | _ | _ | _ | — | — | — | SGHT | 0000 |
| INTTREG | 08C8 | Ι | _ | _ | _ | ILR<3:0> | | | VECNUM<7:0> | | | | | | 0000 | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| File Name Addr. IFS0 0800 IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC1 0822 IEC2 0824 IEC3 0826 IEC4 0828 | U2TXIF U2TXIF U2TXIF PWM2IF U2TXIF U2 | DMA1IF TXIF U2RXIF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - | Bit 13 AD1IF INT2IF — CTMUIF — — | Bit 12 U1TXIF T5IF — — | Bit 11 U1RXIF T4IF — — | Bit 10 SPI1IF OC4IF QEI1IF | Bit 9 SPI1EIF OC3IF — | Bit 8 T3IF DMA2IF | Bit 7 T2IF | Bit 6 OC2IF | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--|---|--|--|------------------------------------|------------------------------------|---|--------------------------------|-------------------------|---------------|----------------|-------------|--------|--------|----------|-------------|---------|---------------|
| IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0822 IEC1 0822 IEC2 0826 | 2 U2TXIF 4 — 5 — 6 — 7 PWM2IF 7 — 10 JTAGIF 12 — 10 — | TXIF U2RXIF | INT2IF — — CTMUIF | T5IF — | T4IF — — | OC4IF | OC3IF | DMA2IF | | OC2IF | IC2IF | DMA0IF | T1IF | OC1IE | IC1IF | INTOIF | |
| IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | | | — — CTMUIF | | _ | _ | _ | | | | | | | 00111 | 10111 | | 0000 |
| IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | i ii iii iiii iiiii iiiiii iiiiiiiiii iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii | | — CTMUIF | — | _ | | | | | — | _ | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF | 0000 |
| IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | PWM2IF JTAGIF | | CTMUIF | | | QEI1IF | | — | _ | IC4IF | IC3IF | DMA3IF | _ | _ | SPI2IF | SPI2EIF | 0000 |
| IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | PWM2IF JTAGIF | M2IF PWM1IF | | _ | _ | | PSEMIF | — | _ | _ | _ | _ | _ | MI2C2IF | SI2C2IF | _ | 0000 |
| IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | JTAGIF | | _ | | | — | _ | — | _ | _ | _ | _ | CRCIF | U2EIF | U1EIF | _ | 0000 |
| IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | JTAGIF | AGIF ICDIF | — | _ | _ | _ | — | — | _ | — | _ | _ | _ | — | — | — | 0000 |
| IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 | 2 — | AGIF ICDIF | | _ | _ | _ | _ | — | _ | _ | _ | _ | _ | _ | _ | PWM3IF | 0000 |
| IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826 |) | | _ | _ | _ | _ | _ | — | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| IEC1 0822 IEC2 0824 IEC3 0826 | - | | _ | _ | _ | _ | _ | — | _ | PTG3IF | PTG2IF | PTG1IF | PTG0IF | PTGWDTIF | PTGSTEPIF | _ | 0000 |
| IEC2 0824 IEC3 0826 | | – DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPI1EIE | T3IE | T2IE | OC2IE | IC2IE | DMA0IE | T1IE | OC1IE | IC1IE | INT0IE | 0000 |
| IEC3 0826 | 2 U2TXIE | TXIE U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | _ | _ | _ | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 0000 |
| | - | | _ | _ | _ | _ | _ | — | _ | IC4IE | IC3IE | DMA3IE | _ | _ | SPI2IE | SPI2EIE | 0000 |
| IEC4 0828 | ; | | _ | _ | _ | QEI1IE | PSEMIE | — | _ | _ | _ | _ | _ | MI2C2IE | SI2C2IE | _ | 0000 |
| | - 1 | | CTMUIE | _ | _ | _ | _ | — | _ | _ | _ | _ | CRCIE | U2EIE | U1EIE | _ | 0000 |
| IEC5 082A | PWM2IE | M2IE PWM1IE | _ | _ | _ | _ | _ | — | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| IEC6 082C | - 1 | | _ | _ | _ | _ | _ | — | _ | _ | _ | _ | _ | _ | _ | PWM3IE | 0000 |
| IEC8 0830 | JTAGIE | AGIE ICDIE | — | - | | _ | _ | — | _ | _ | - | - | _ | _ | _ | _ | 0000 |
| IEC9 0832 | 2 — | | — | - | | _ | _ | — | _ | PTG3IE | PTG2IE | PTG1IE | PTG0IE | PTGWDTIE | PTGSTEPIE | _ | 0000 |
| IPC0 0840 |) _ | | T1IP<2:0> | | | (| OC1IP<2:0 |)> | _ | | IC1IP<2:0> | | _ | I | NT0IP<2:0> | | 4444 |
| IPC1 0842 | 2 — | | T2IP<2:0> | | | (| OC2IP<2:0 |)> | _ | | IC2IP<2:0> | | _ | D | MA0IP<2:0> | | 4444 |
| IPC2 0844 | - | – u | J1RXIP<2:0 | > | | ŝ | SPI1IP<2:0 |)> | _ | | SPI1EIP<2:0 | > | _ | | T3IP<2:0> | | 4444 |
| IPC3 0846 | ; | | — | - | | D | MA1IP<2: | 0> | _ | | AD1IP<2:0> | | _ | L | J1TXIP<2:0> | | 0444 |
| IPC4 0848 | | | CNIP<2:0> | | | | CMIP<2:0 | > | _ | | MI2C1IP<2:0 | > | _ | S | I2C1IP<2:0> | | 4444 |
| IPC5 084A | · - | | — | _ | _ | _ | — | — | — | _ | _ | _ | — | I | NT1IP<2:0> | | 0004 |
| IPC6 084C | - 1 | | T4IP<2:0> | | | (| OC4IP<2:0 |)> | _ | | OC3IP<2:0> | | _ | D | MA2IP<2:0> | | 4444 |
| IPC7 084E | _ | U | J2TXIP<2:0 | > | | L | J2RXIP<2:(| 0> | _ | | INT2IP<2:0> | | _ | | T5IP<2:0> | | 4444 |
| IPC8 0850 |) _ | | _ | - | | C | C1RXIP<2: | 0> | _ | | SPI2IP<2:0> | | _ | S | PI2EIP<2:0> | | 0444 |
| IPC9 0852 | 2 — | | _ | - | | | IC4IP<2:02 | > | _ | | IC3IP<2:0> | | _ | D | MA3IP<2:0> | | 0444 |
| IPC12 0858 | - 1 | | _ | _ | _ | N | 112C2IP<2: | 0> | _ | | SI2C2IP<2:0 | > | _ | _ | — | _ | 0440 |
| IPC14 085C | - : | | _ | _ | _ | (| QEI1IP<2:0 |)> | _ | | PSEMIP<2:0 | > | _ | _ | — | _ | 0440 |
| IPC16 0860 |) | | CRCIP<2:0 | > | _ | | U2EIP<2:0 | > | _ | | U1EIP<2:0> | | _ | _ | — | _ | 4440 |
| IPC19 0866 | ; _ | | _ | _ | _ | | — | — | | | CTMUIP<2:0 | > | _ | _ | _ | | 0040 |
| IPC23 086E | | — F | WM2IP<2:0 |)> | _ | Р | WM1IP<2: | 0> | _ | | _ | _ | _ | _ | _ | _ | 4400 |
| IPC24 0870 | - | | | | | | | | | | | | | | | | T |

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

TABLE 4-37: PMD REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | _ | _ | _ | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | _ | _ | AD1MD | 0000 |
| PMD2 | 0762 | _ | _ | _ | _ | IC4MD | IC3MD | IC2MD | IC1MD | _ | | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | | — | _ | — | _ | CMPMD | _ | - | CRCMD | _ | | | | _ | I2C2MD | _ | 0000 |
| PMD4 | 0766 | | — | _ | — | _ | | _ | - | — | _ | | | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | | _ | | — | _ | | _ | | — | _ | | | | — | — | | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| PMD7 | 076C | _ | | | _ | | | | | | | | DMA1MD | PTGMD | _ | | | 0000 |
| | 0700 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | DMA2MD | FIGMD | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-38: PMD REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | QEI1MD | PWMMD | — | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | _ | _ | AD1MD | 0000 |
| PMD2 | 0762 | _ | _ | _ | _ | IC4MD | IC3MD | IC2MD | IC1MD | | _ | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | _ | _ | _ | CMPMD | _ | _ | CRCMD | _ | _ | _ | _ | _ | I2C2MD | _ | 0000 |
| PMD4 | 0766 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | _ | _ | _ | | | PWM3MD | PWM2MD | PWM1MD | _ | — | — | _ | | — | _ | | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| PMD7 | 076C | | | | | | | | | | | | DMA1MD | PTGMD | | | | 0000 |
| FIVID7 | 0700 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | DMA2MD | FIGND | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| | Vector | IRQ | | Inte | errupt Bit L | ocation |
|---|--------|------------|-------------------|----------|--------------|-------------|
| Interrupt Source | # | # | IVT Address | Flag | Enable | Priority |
| | High | est Natura | I Order Priority | | | |
| INT0 – External Interrupt 0 | 8 | 0 | 0x000014 | IFS0<0> | IEC0<0> | IPC0<2:0> |
| IC1 – Input Capture 1 | 9 | 1 | 0x000016 | IFS0<1> | IEC0<1> | IPC0<6:4> |
| OC1 – Output Compare 1 | 10 | 2 | 0x000018 | IFS0<2> | IEC0<2> | IPC0<10:8> |
| T1 – Timer1 | 11 | 3 | 0x00001A | IFS0<3> | IEC0<3> | IPC0<14:12> |
| DMA0 – DMA Channel 0 | 12 | 4 | 0x00001C | IFS0<4> | IEC0<4> | IPC1<2:0> |
| IC2 – Input Capture 2 | 13 | 5 | 0x00001E | IFS0<5> | IEC0<5> | IPC1<6:4> |
| OC2 – Output Compare 2 | 14 | 6 | 0x000020 | IFS0<6> | IEC0<6> | IPC1<10:8> |
| T2 – Timer2 | 15 | 7 | 0x000022 | IFS0<7> | IEC0<7> | IPC1<14:12> |
| T3 – Timer3 | 16 | 8 | 0x000024 | IFS0<8> | IEC0<8> | IPC2<2:0> |
| SPI1E – SPI1 Error | 17 | 9 | 0x000026 | IFS0<9> | IEC0<9> | IPC2<6:4> |
| SPI1 – SPI1 Transfer Done | 18 | 10 | 0x000028 | IFS0<10> | IEC0<10> | IPC2<10:8> |
| U1RX – UART1 Receiver | 19 | 11 | 0x00002A | IFS0<11> | IEC0<11> | IPC2<14:12> |
| U1TX – UART1 Transmitter | 20 | 12 | 0x00002C | IFS0<12> | IEC0<12> | IPC3<2:0> |
| AD1 – ADC1 Convert Done | 21 | 13 | 0x00002E | IFS0<13> | IEC0<13> | IPC3<6:4> |
| DMA1 – DMA Channel 1 | 22 | 14 | 0x000030 | IFS0<14> | IEC0<14> | IPC3<10:8> |
| Reserved | 23 | 15 | 0x000032 | | | _ |
| SI2C1 – I2C1 Slave Event | 24 | 16 | 0x000034 | IFS1<0> | IEC1<0> | IPC4<2:0> |
| MI2C1 – I2C1 Master Event | 25 | 17 | 0x000036 | IFS1<1> | IEC1<1> | IPC4<6:4> |
| CM – Comparator Combined Event | 26 | 18 | 0x000038 | IFS1<2> | IEC1<2> | IPC4<10:8> |
| CN – Input Change Interrupt | 27 | 19 | 0x00003A | IFS1<3> | IEC1<3> | IPC4<14:12> |
| INT1 – External Interrupt 1 | 28 | 20 | 0x00003C | IFS1<4> | IEC1<4> | IPC5<2:0> |
| Reserved | 29-31 | 21-23 | 0x00003E-0x000042 | | | _ |
| DMA2 – DMA Channel 2 | 32 | 24 | 0x000044 | IFS1<8> | IEC1<8> | IPC6<2:0> |
| OC3 – Output Compare 3 | 33 | 25 | 0x000046 | IFS1<9> | IEC1<9> | IPC6<6:4> |
| OC4 – Output Compare 4 | 34 | 26 | 0x000048 | IFS1<10> | IEC1<10> | IPC6<10:8> |
| T4 – Timer4 | 35 | 27 | 0x00004A | IFS1<11> | IEC1<11> | IPC6<14:12> |
| T5 – Timer5 | 36 | 28 | 0x00004C | IFS1<12> | IEC1<12> | IPC7<2:0> |
| INT2 – External Interrupt 2 | 37 | 29 | 0x00004E | IFS1<13> | IEC1<13> | IPC7<6:4> |
| U2RX – UART2 Receiver | 38 | 30 | 0x000050 | IFS1<14> | IEC1<14> | IPC7<10:8> |
| U2TX – UART2 Transmitter | 39 | 31 | 0x000052 | IFS1<15> | IEC1<15> | IPC7<14:12> |
| SPI2E – SPI2 Error | 40 | 32 | 0x000054 | IFS2<0> | IEC2<0> | IPC8<2:0> |
| SPI2 – SPI2 Transfer Done | 41 | 33 | 0x000056 | IFS2<1> | IEC2<1> | IPC8<6:4> |
| C1RX – CAN1 RX Data Ready ⁽¹⁾ | 42 | 34 | 0x000058 | IFS2<2> | IEC2<2> | IPC8<10:8> |
| C1 – CAN1 Event ⁽¹⁾ | 43 | 35 | 0x00005A | IFS2<3> | IEC2<3> | IPC8<14:12> |
| DMA3 – DMA Channel 3 | 44 | 36 | 0x00005C | IFS2<4> | IEC2<4> | IPC9<2:0> |
| IC3 – Input Capture 3 | 45 | 37 | 0x00005E | IFS2<5> | IEC2<5> | IPC9<6:4> |
| IC4 – Input Capture 4 | 46 | 38 | 0x000060 | IFS2<6> | IEC2<6> | IPC9<10:8> |
| Reserved | 47-56 | 39-48 | 0x000062-0x000074 | — | — | — |
| SI2C2 – I2C2 Slave Event | 57 | 49 | 0x000076 | IFS3<1> | IEC3<1> | IPC12<6:4> |
| MI2C2 – I2C2 Master Event | 58 | 50 | 0x000078 | IFS3<2> | IEC3<2> | IPC12<10:8> |
| Reserved | 59-64 | 51-56 | 0x00007A-0x000084 | | _ | |
| PSEM – PWM Special Event Match ⁽²⁾ | 65 | 57 | 0x000086 | IFS3<9> | IEC3<9> | IPC14<6:4> |

TABLE 7-1: INTERRUPT VECTOR DETAILS

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

| R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
|--------------|--|--|---------------|--|------------------|----------|--------|--|--|--|
| GIE | DISI | SWTRAP | | | | _ | | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | — | | | | INT2EP | INT1EP | INT0EP | | | |
| bit 7 | | | | | | | bit C | | | |
| Legend: | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | | | | |
| -n = Value a | | '1' = Bit is set | | 0' = Bit is cleared x = Bit is unknown | | | | | | |
| | | | | | | | | | | |
| bit 15 | GIE: Global | Interrupt Enable | e bit | | | | | | | |
| | 1 = Interrupt | s and associate | d IE bits are | enabled | | | | | | |
| | | 0 = Interrupts are disabled, but traps are still enabled | | | | | | | | |
| bit 14 | DISI: DISI | nstruction Statu | s bit | | | | | | | |
| | | struction is active struction is not a | - | | | | | | | |
| bit 13 | SWTRAP: S | Software Trap St | atus bit | | | | | | | |
| | | e trap is enabled e trap is disabled | | | | | | | | |
| bit 12-3 | Unimpleme | nted: Read as ' | 0' | | | | | | | |
| bit 2 | INT2EP: Ext | ternal Interrupt 2 | 2 Edge Detec | t Polarity Selec | t bit | | | | | |
| | | 1 = Interrupt on negative edge 0 = Interrupt on positive edge | | | | | | | | |
| bit 1 | INT1EP: External Interrupt 1 Edge Detect Polarity Select bit | | | | | | | | | |
| | 1 = Interrupt on negative edge 0 = Interrupt on positive edge | | | | | | | | | |
| bit 0 | bit 0 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit | | | | | | | | | |
| | | on negative edg | | | | | | | | |

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

| REGISTER 7-5: | INTCON3: INTERRUPT CONTROL REGISTER 3 |
|---------------|---------------------------------------|

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
|--------------|--|-----------------|-----------------|------------------|------------------|--------|-------|--|
| | — | _ | — | — | — | — | _ | |
| bit 15 | | | | | | • | bit 8 | |
| | | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | |
| — | — | DAE | DOOVR | — | — | — | — | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplei | mented bit, read | as '0' | | |
| -n = Value a | It POR | '1' = Bit is se | t | '0' = Bit is cle | x = Bit is unkr | nown | | |
| | | | | | | | | |
| bit 15-6 | Unimplemented: Read as '0' | | | | | | | |
| bit 5 | DAE: DMA Address Error Soft Trap Status bit | | | | | | | |
| | 1 = DMA address error soft trap has occurred | | | | | | | |
| | 0 = DMA add | ress error soft | trap has not o | ccurred | | | | |
| bit 4 | DOOVR: DO | Stack Overflov | v Soft Trap Sta | tus bit | | | | |
| | 1 = DO stack | overflow soft t | rap has occurre | ed | | | | |

| I = D0 | Stack Overnow | 3011 11 ap 11 a3 | occurred |
|--------|----------------|------------------|--------------|
| 0 = DO | stack overflow | soft trap has | not occurred |

| bit 3-0 | Unimplemented: Read as '0' |
|---------|----------------------------|
|---------|----------------------------|

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | • | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| _ | _ | — | | — | — | — | SGHT |
| bit 7 | | | | | • | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| 3 | | | |
|-----------------------------------|------------------|------------------------|--------------------|
| R = Readable bit W = Writable bit | | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |

bit 0

SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------------|--|--|--|--|---|---|
| | | | IC2R<6:0> | | | |
| · | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | IC1R<6:0> | | | |
| | | | | | | bit C |
| | | | | | | |
| e bit | W = Writable b | it | U = Unimplem | nented bit, rea | d as '0' | |
| POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknown | |
| • | | | nbers) | | | |
| | | 1 | | | | |
| Unimplemer | nted: Read as '0 | | | | | |
| (see Table 11 1111001 = I | I-2 for input pin's nput tied to RPI1 | election num 21 | | onding RPn Pi | n bits | |
| | e bit POR Unimplemen IC2R<6:0>: / (see Table 11 1111001 = I 0000001 = I 0000000 = I Unimplemen IC1R<6:0>: / (see Table 11 1111001 = I | e bit W = Writable b POR '1' = Bit is set Unimplemented: Read as '0 IC2R<6:0>: Assign Input Cap (see Table 11-2 for input pin s 1111001 = Input tied to RPI1 0000001 = Input tied to CMP 0000000 = Input tied to Vss Unimplemented: Read as '0 IC1R<6:0>: Assign Input Cap (see Table 11-2 for input pin s | e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) (see Table 11-2 for input pin selection num 1111001 = Input tied to RPI121 | R/W-0 R/W-0 R/W-0 R/W-0 IC1R<6:0> IC1R<6:0> e bit W = Writable bit U = Unimplem POR '1' = Bit is set '0' = Bit is clear Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) to the Correspond (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss Unimplemented: Read as '0' IC1R<6:0>: Assign Input Capture 1 (IC1) to the Correspond (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . | R/W-0 R/W-0 R/W-0 R/W-0 IC1R<6:0> e bit W = Writable bit U = Unimplemented bit, real POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) to the Corresponding RPn Pi (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . . . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss Unimplemented: Read as '0' IC1R<6:0>: Assign Input Capture 1 (IC1) to the Corresponding RPn Pi (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 . | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 IC1R<6:0> e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 <p< td=""></p<> |

REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|--------|-----|-------|-------------|-------|-------|-------|-------|--|--|
| — | — | | RP118R<5:0> | | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| — | — | | — | _ | _ | — | _ | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | t, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|--|
| bit 13-8 | RP118R<5:0>: Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers) |

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | _ | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-------|-----|-------------|-------|-------|-------|-------|-------|--|--|
| — | — | RP120R<5:0> | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

12.2 Timer1 Control Register

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------------|--------------------------------------|-----------------------------------|---------------------------|------------------|--------------------------|--------------------|--------------------|
| TON ⁽¹⁾ | — | TSIDL | — | _ | — | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 |
| | TGATE | TCKPS1 | TCKPS0 | _ | TSYNC ⁽¹⁾ | TCS ⁽¹⁾ | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplei | mented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkno | own |
| | | o | | | | | |
| bit 15 | TON: Timer1 1 = Starts 16- | | | | | | |
| | 0 = Stops 16- | | | | | | |
| bit 14 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 13 | TSIDL: Timer | 1 Stop in Idle N | /lode bit | | | | |
| | | ues module op | | | ldle mode | | |
| | | s module opera | | ode | | | |
| bit 12-7 | - | ted: Read as ' | | | | | |
| bit 6 | | r1 Gated Time | Accumulation | h Enable bit | | | |
| | When TCS = This bit is igno | | | | | | |
| | When TCS = | | | | | | |
| | | e accumulatio | | | | | |
| | | e accumulatio | | 0.1.1.1.1.1 | | | |
| bit 5-4 | | : Timer1 Input | Clock Prescal | e Select bits | | | |
| | 11 = 1:256 10 = 1:64 | | | | | | |
| | 01 = 1:8 | | | | | | |
| | 00 = 1:1 | | | | | | |
| bit 3 | - | ted: Read as ' | | | | | |
| bit 2 | | er1 External Clo | ock Input Synd | chronization S | elect bit ⁽¹⁾ | | |
| | When TCS = | | | | | | |
| | | izes external c synchronize e> | | nut | | | |
| | When TCS = | • | | iput | | | |
| | This bit is igno | | | | | | |
| bit 1 | TCS: Timer1 | Clock Source S | Select bit ⁽¹⁾ | | | | |
| | 1 = External c 0 = Internal cl | clock is from pi ock (FP) | n, T1CK (on th | ne rising edge) | • | | |
| bit 0 | Unimplemen | ted: Read as ' | 0' | | | | |
| | nen Timer1 is er empts by user s | | | | | SYNC = 1, TON | \ = 1), any |

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

© 2011-2013 Microchip Technology Inc.

16.3 PWMx Control Registers

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | HS/HC-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|--------|---------|-------|---------------------|------------------------|------------------------|
| PTEN | — | PTSIDL | SESTAT | SEIEN | EIPU ⁽¹⁾ | SYNCPOL ⁽¹⁾ | SYNCOEN ⁽¹⁾ |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------------|-------------------------|-------------------------|-------------------------|------------------------|------------------------|------------------------|------------------------|
| SYNCEN ⁽¹⁾ | SYNCSRC2 ⁽¹⁾ | SYNCSRC1 ⁽¹⁾ | SYNCSRC0 ⁽¹⁾ | SEVTPS3 ⁽¹⁾ | SEVTPS2 ⁽¹⁾ | SEVTPS1 ⁽¹⁾ | SEVTPS0 ⁽¹⁾ |
| bit 7 | • | | | | | | bit 0 |

| Legend: | HC = Hardware Clearable bit | HS = Hardware Settable bit | | |
|-------------------|-----------------------------|----------------------------|----------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ted bit, read as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 15 | PTEN: PWMx Module Enable bit |
|---------|---|
| | 1 = PWMx module is enabled 0 = PWMx module is disabled |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | PTSIDL: PWMx Time Base Stop in Idle Mode bit |
| | 1 = PWMx time base halts in CPU Idle mode 0 = PWMx time base runs in CPU Idle mode |
| bit 12 | SESTAT: Special Event Interrupt Status bit |
| | 1 = Special event interrupt is pending 0 = Special event interrupt is not pending |
| bit 11 | SEIEN: Special Event Interrupt Enable bit |
| | 1 = Special event interrupt is enabled |
| | 0 = Special event interrupt is disabled |
| bit 10 | EIPU: Enable Immediate Period Updates bit ⁽¹⁾ |
| | 1 = Active Period register is updated immediately 0 = Active Period register updates occur on PWMx cycle boundaries |
| bit 9 | SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾ |
| | 1 = SYNCI1/SYNCO1 polarity is inverted (active-low) |
| | 0 = SYNCI1/SYNCO1 is active-high |
| bit 8 | SYNCOEN: Primary Time Base Sync Enable bit ⁽¹⁾ |
| | 1 = SYNCO1 output is enabled |
| L:1 7 | 0 = SYNCO1 output is disabled |
| bit 7 | SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾ |
| | 1 = External synchronization of primary time base is enabled 0 = External synchronization of primary time base is disabled |
| | |
| Note 1: | These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user |
| | application must program the period register with a value that is slightly larger than the expected period of |

the external synchronization input signal.

2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

| Legend: R = Readable bi | t | W = Writable bit | | U = Unimpler | nented bit, reac | l as '0' | |
|----------------------------|-------|------------------|-------|--------------|------------------|----------|-------|
| bit 7 | | | | | | | bit 0 |
| | | | PTPE | R<7:0> | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 |
| bit 15 | | | | | | | bit 8 |
| | | | PTPE | R<15:8> | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |

'0' = Bit is cleared

x = Bit is unknown

REGISTER 16-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

'1' = Bit is set

REGISTER 16-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------------------|-------|-------|---|----------|-------|-------|-------|
| | | | SEVTC | MP<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | SEVT | CMP<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | t | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR '1' = Bit is set | | | '0' = Bit is cleared x = Bit is unknown | | | | |

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

-n = Value at POR

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
|---------------|--|------------------|-----|----------------------------|----------------------|-----------|--------------------|--|--|--|
| FRMEN | SPIFSD | FRMPOL | — | — | _ | — | — | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | | | |
| — | — | — | — | — | _ | FRMDLY | SPIBEN | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | e bit | W = Writable bit | | U = Unimplemented bit, rea | | ad as '0' | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | '0' = Bit is cleared | | x = Bit is unknown | | | |
| | | | | | | | | | | |
| bit 15 | FRMEN: Framed SPIx Support bit | | | | | | | | | |
| | 1 = Framed SPIx support is enabled (SSx pin is used as Frame Sync pulse input/output) 0 = Framed SPIx support is disabled | | | | | | | | | |
| bit 14 | SPIFSD: Frame Sync Pulse Direction Control bit | | | | | | | | | |
| | 1 = Frame Sync pulse input (slave) | | | | | | | | | |
| | 0 = Frame Sync pulse output (master) | | | | | | | | | |
| bit 13 | FRMPOL: Frame Sync Pulse Polarity bit | | | | | | | | | |
| | 1 = Frame Sync pulse is active-high 0 = Frame Sync pulse is active-low | | | | | | | | | |
| bit 12-2 | • | | | | | | | | | |
| bit 1 | Unimplemented: Read as '0' FRMDLY: Frame Sync Pulse Edge Select bit | | | | | | | | | |
| DILI | 1 = Frame Sync pulse coincides with first bit clock | | | | | | | | | |
| | 0 = Frame Sync pulse precedes first bit clock | | | | | | | | | |
| bit 0 | SPIBEN: Enhanced Buffer Enable bit | | | | | | | | | |
| | 1 = Enhanced buffer is enabled | | | | | | | | | |
| | 0 = Enhanced buffer is disabled (Standard mode) | | | | | | | | | |
| | | | | | | | | | | |

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the product page using the link above, enter |
|-------|--|
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

NOTES:

NOTES:

28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F. The PIC24EP instruction set is almost identical to that of the PIC24F and PIC24H.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker