



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 60 MIPs   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                           |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 21  |
| Program Memory Size        | 256KB (85.5K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K × 16  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 6x10b/12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 28-SSOP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gp502t-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# FIGURE 4-7: DATA MEMORY MAP FOR dsPIC33EP32MC20X/50X AND dsPIC33EP32GP50X DEVICES

# 4.4.3 DATA MEMORY ARBITRATION AND BUS MASTER PRIORITY

EDS accesses from bus masters in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA and the ICD module. In the event of coincidental access to a bus by the bus masters, the arbiter determines which bus master access has the highest priority. The other bus masters are suspended and processed after the access of the bus by the bus master with the highest priority.

By default, the CPU is Bus Master 0 (M0) with the highest priority and the ICD is Bus Master 4 (M4) with the lowest priority. The remaining bus master (DMA Controller) is allocated to M3 (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA Controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Master Priority Control (MSTRPR) register. All bus masters with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest, with M2 in between). Also, all the bus masters with priorities below

# FIGURE 4-18: ARBITER ARCHITECTURE

that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus masters with different MSTRPR values are tabulated in Table 4-62.

This bus master priority control allows the user application to manipulate the real-time response of the system, either statically during initialization or dynamically in response to real-time events.

| TABLE 4-62: | DATA MEMORY BUS  |
|-------------|------------------|
|             | ARBITER PRIORITY |

| Briority     | MSTRPR<15:0> Bit Setting <sup>(1)</sup> |          |  |  |
|--------------|---|----------|--|--|
| Phoney       | 0x0000                                  | 0x0020   |  |  |
| M0 (highest) | CPU                                     | DMA      |  |  |
| M1           | Reserved                                | CPU      |  |  |
| M2           | Reserved                                | Reserved |  |  |
| M3           | DMA                                     | Reserved |  |  |
| M4 (lowest)  | ICD                                     | ICD      |  |  |

**Note 1:** All other values of MSTRPR<15:0> are reserved.



# 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC<2:0> bits in the FOSCSEL Configuration register. The value of the FNOSC<2:0> bits is loaded into NOSC<2:0> (OSCCON<10:8>) on Reset, which in turn, initializes the system clock.



## FIGURE 7-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X INTERRUPT VECTOR TABLE



# **10.0 POWER-SAVING FEATURES**

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

## EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

| PWRSAV | #SLEEP_MODE | ; | Put | the | device | into | Sleep mode |
|--------|-------------|---|-----|-----|--------|------|------------|
| PWRSAV | #IDLE_MODE  | ; | Put | the | device | into | Idle mode  |

# 10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

# 10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up". NOTES:

# 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70352) in the "dsPIC33/dsPIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices support four input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 19 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter





### REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits<sup>(4)</sup>
  - 11111 = No Sync or Trigger source for ICx
  - 11110 = Reserved
  - 11101 = Reserved
  - 11100 = CTMU module synchronizes or triggers ICx
  - 11011 = ADC1 module synchronizes or triggers  $ICx^{(5)}$
  - 11010 = CMP3 module synchronizes or triggers  $ICx^{(5)}$
  - $11001 = CMP2 \text{ module synchronizes or triggers ICx}^{(5)}$
  - 11000 = CMP1 module synchronizes or triggers  $ICx^{(5)}$
  - 10111 = Reserved
  - 10110 = Reserved
  - 10101 = Reserved
  - 10100 = Reserved
  - 10011 = IC4 module synchronizes or triggers ICx
  - 10010 = IC3 module synchronizes or triggers ICx
  - 10001 = IC2 module synchronizes or triggers ICx
  - 10000 = IC1 module synchronizes or triggers ICx
  - 01111 = Timer5 synchronizes or triggers ICx
  - 01110 = Timer4 synchronizes or triggers ICx
  - 01101 = Timer3 synchronizes or triggers ICx (default)
  - 01100 = Timer2 synchronizes or triggers ICx
  - 01011 = Timer1 synchronizes or triggers ICx
  - 01010 = PTGOx module synchronizes or triggers  $ICx^{(6)}$
  - 01001 = Reserved
  - 01000 = Reserved
  - 00111 = Reserved
  - 00110 = Reserved
  - 00101 = Reserved
  - 00100 = OC4 module synchronizes or triggers ICx
  - 00011 = OC3 module synchronizes or triggers ICx
  - 00010 = OC2 module synchronizes or triggers ICx
  - 00001 = OC1 module synchronizes or triggers ICx
  - 00000 = No Sync or Trigger source for ICx
- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
  - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
  - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
  - 4: Do not use the ICx module as its own Sync or Trigger source.
  - 5: This option should only be selected as a trigger source and not as a synchronization source.
  - Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
     PTGO8 = IC1

PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4

| REGISTER 16-2: PTCON2: PWMx PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER |
|--|
|--|

| U-0             | U-0        | U-0              | U-0        | U-0              | U-0                     | U-0                     | U-0         |
|-----------------|------------|------------------|------------|------------------|-------------------------|-------------------------|-------------|
| —               | —          | —                | _          | _                | —                       | —                       | —           |
| bit 15          |            |                  |            |                  |                         |                         | bit 8       |
|                 |            |                  |            |                  |                         |                         |             |
| U-0             | U-0        | U-0              | U-0        | U-0              | R/W-0                   | R/W-0                   | R/W-0       |
|                 | _          | —                | —          | —                | PCLKDIV2 <sup>(1)</sup> | PCLKDIV1 <sup>(1)</sup> | PCLKDIV0(1) |
| bit 7           |            |                  |            |                  |                         |                         | bit 0       |
|                 |            |                  |            |                  |                         |                         |             |
| Legend:         |            |                  |            |                  |                         |                         |             |
| R = Readable    | bit        | W = Writable     | bit        | U = Unimpler     | mented bit, read        | as '0'                  |             |
| -n = Value at F | POR        | '1' = Bit is set |            | '0' = Bit is cle | ared                    | x = Bit is unkn         | iown        |
|                 |            |                  |            |                  |                         |                         |             |
| bit 15 2        | Unimplomon | tod. Dood on '   | ۰ <b>'</b> |                  |                         |                         |             |

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>

- 111 = Reserved 110 = Divide-by-64 101 = Divide-by-32
- 100 = Divide-by-32100 = Divide-by-16
- 011 = Divide-by-8
- 010 = Divide-by-4
- 001 = Divide-by-2
- 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

# REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

| bit 6         | <b>STREN:</b> SCLx Clock Stretch Enable bit (when operating as I <sup>2</sup> C slave)<br>Used in conjunction with the SCLREL bit.<br>1 = Enables software or receives clock stretching<br>0 = Disables software or receives clock stretching |
|---------------|---|
| bit 5         | ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)   |
|               | Value that is transmitted when the software initiates an Acknowledge sequence.<br>1 = Sends NACK during Acknowledge<br>0 = Sends ACK during Acknowledge   |
| bit 4         | <b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)   |
|               | <ul> <li>1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence.</li> <li>0 = Acknowledge sequence is not in progress</li> </ul>              |
| bit 3         | <b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master)   |
|               | <ul> <li>1 = Enables Receive mode for I<sup>2</sup>C. Hardware is clear at the end of the eighth bit of the master receive data byte.</li> <li>a Receive acquirement in program.</li> </ul>   |
| hit 2         | 0 = Receive sequence is not in progress   |
| 511 2         | <ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.</li> <li>a Stop condition is not in processor.</li> </ul>  |
| <b>h</b> :+ 4 | 0 = Stop condition is not in progress   |
| DIT           | RSEN: Repeated Start Condition Enable bit (when operating as I-C master)  |
|               | <ul> <li>Initiates Repeated Start condition on SDAx and SCLX pins. Hardware is clear at the end of the master Repeated Start sequence.</li> <li>0 = Repeated Start condition is not in progress</li> </ul>                                    |
| bit 0         | <b>SEN:</b> Start Condition Enable bit (when operating as $l^2C$ master)  |
|               | <ul> <li>1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence.</li> <li>0 = Start condition is not in progress</li> </ul>   |

**Note 1:** When performing master operations, ensure that the IPMIEN bit is set to '0'.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0          | U-0   | R-0  | R-0  | R-0          | R-0              | R-0    | R-0   |
|--------------|-------|--|------|--------------|------------------|--------|-------|
| _            | —     | ТХВО   | TXBP | RXBP         | TXWAR            | RXWAR  | EWARN |
| bit 15       |       |  |      |              |                  |        | bit 8 |
|              |       |  |      |              |                  |        |       |
| R/C-0        | R/C-0 | R/C-0  | U-0  | R/C-0        | R/C-0            | R/C-0  | R/C-0 |
| IVRIF        | WAKIF | ERRIF  | —    | FIFOIF       | RBOVIF           | RBIF   | TBIF  |
| bit 7        |       |  |      |              |                  |        | bit 0 |
|              |       |  |      |              |                  |        |       |
| Legend:      |       | C = Writable bit, but only '0' can be written to clear the bit |      |              |                  |        |       |
| R = Readable | bit   | W = Writable   | bit  | U = Unimpler | mented bit, read | as '0' |       |
|              |       |  |      |              |                  |        |       |

'0' = Bit is cleared

x = Bit is unknown

## REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER

'1' = Bit is set

| bit 15-14    | Unimplemented: Read as '0'   |
|--------------|--|
| bit 13       | TXBO: Transmitter in Error State Bus Off bit   |
|              | 1 = Transmitter is in Bus Off state  |
|              | 0 = Transmitter is not in Bus Off state  |
| bit 12       | <b>TXBP:</b> Transmitter in Error State Bus Passive bit  |
|              | 1 = Transmitter is in Bus Passive state  |
|              | 0 = Transmitter is not in Bus Passive state  |
| bit 11       | <b>RXBP:</b> Receiver in Error State Bus Passive bit   |
|              | 1 = Receiver is in Bus Passive state   |
|              | 0 = Receiver is not in Bus Passive state   |
| bit 10       | TXWAR: Transmitter in Error State Warning bit  |
|              | 1 = Transmitter is in Error Warning state  |
|              | 0 = Transmitter is not in Error warning state  |
| bit 9        | RXWAR: Receiver in Error State Warning bit   |
|              | 1 = Receiver is in Error Warning state   |
| <b>h</b> # 0 | 0 = Receiver is not in Error warning state   |
| DIL 8        | EWARN: Transmitter or Receiver in Error State Warning bit  |
|              | $\perp$ = Transmitter or receiver is in Error Warning state<br>0 = Transmitter or receiver is not in Error Warning state |
| bit 7        | IVRIE: Invalid Message Interrupt Elag bit  |
|              | 1 = Interrupt request has occurred   |
|              | 0 = Interrupt request has not occurred   |
| bit 6        | WAKIF: Bus Wake-up Activity Interrupt Flag bit   |
|              | 1 = Interrupt request has occurred   |
|              | 0 = Interrupt request has not occurred   |
| bit 5        | ERRIF: Error Interrupt Flag bit (multiple sources in CxINTF<13:8>)   |
|              | 1 = Interrupt request has occurred   |
|              | 0 = Interrupt request has not occurred   |
| bit 4        | Unimplemented: Read as '0'   |
| bit 3        | FIFOIF: FIFO Almost Full Interrupt Flag bit  |
|              | 1 = Interrupt request has occurred   |
|              | 0 = Interrupt request has not occurred   |
| bit 2        | RBOVIF: RX Buffer Overflow Interrupt Flag bit  |
|              | 1 = Interrupt request has occurred   |
|              | 0 = Interrupt request has not occurred   |

-n = Value at POR

NOTES:

# 24.3 PTG Control Registers

### REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER

| R/W-0   | U-0     | R/W-0   | R/W-0   | U-0 | R/W-0                 | R/W-0                  | R/W-0                  |
|---------|---------|---------|---------|-----|-----------------------|------------------------|------------------------|
| PTGEN   | —       | PTGSIDL | PTGTOGL | —   | PTGSWT <sup>(2)</sup> | PTGSSEN <sup>(3)</sup> | PTGIVIS                |
| bit 15  |         |         |         |     |                       |                        | bit 8                  |
|         |         |         |         |     |                       |                        |                        |
| R/W-0   | HS-0    | U-0     | U-0     | U-0 | U-0                   | R/V                    | V-0                    |
| PTGSTRT | PTGWDTO | _       | _       | _   | _                     | PTGITM1 <sup>(1)</sup> | PTGITM0 <sup>(1)</sup> |

| h | it | 7 |
|---|----|---|
| υ | π. | 1 |

| Legend:           | HS = Hardware Settable bit |  |                    |  |  |
|-------------------|----------------------------|--|--------------------|--|--|
| R = Readable bit  | W = Writable bit           | ritable bit U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set           | '0' = Bit is cleared                           | x = Bit is unknown |  |  |

| bit 15  |    | PTGEN: Module Enable bit  |
|---------|----|---|
|         |    | 1 = PTG module is enabled   |
|         |    | 0 = PTG module is disabled  |
| bit 14  |    | Unimplemented: Read as '0'  |
| bit 13  |    | PTGSIDL: PTG Stop in Idle Mode bit  |
|         |    | <ul> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> </ul>   |
| bit 12  |    | PTGTOGL: PTG TRIG Output Toggle Mode bit  |
|         |    | <ul> <li>1 = Toggle state of the PTGOx for each execution of the PTGTRIG command</li> <li>0 = Each execution of the PTGTRIG command will generate a single PTGOx pulse determined by the value in the PTGPWDx bits</li> </ul> |
| bit 11  |    | Unimplemented: Read as '0'  |
| bit 10  |    | PTGSWT: PTG Software Trigger bit <sup>(2)</sup>   |
|         |    | 1 = Triggers the PTG module   |
|         |    | 0 = No action (clearing this bit will have no effect)   |
| bit 9   |    | PTGSSEN: PTG Enable Single-Step bit <sup>(3)</sup>  |
|         |    | 1 = Enables Single-Step mode  |
|         |    | 0 = Disables Single-Step mode   |
| bit 8   |    | PTGIVIS: PTG Counter/Timer Visibility Control bit   |
|         |    | 1 = Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the current values of their<br>corresponding counter/timer registers (PTGSD, PTGCx, PTGTx)   |
|         |    | <ul> <li>Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the value previously written<br/>to those limit registers</li> </ul>  |
| bit 7   |    | PTGSTRT: PTG Start Sequencer bit  |
|         |    | <ul><li>1 = Starts to sequentially execute commands (Continuous mode)</li><li>0 = Stops executing commands</li></ul>  |
| bit 6   |    | PTGWDTO: PTG Watchdog Timer Time-out Status bit   |
|         |    | 1 = PTG Watchdog Timer has timed out  |
|         |    | 0 = PTG watchdog Timer has not timed out.   |
| bit 5-2 |    | Unimplemented: Read as '0'  |
| Note    | 1: | These bits apply to the PTGWHI and PTGWLO commands only.  |
|         | 2: | This bit is only used with the PTGCTRL step command software trigger option.  |

3: Use of the PTG Single-Step mode is reserved for debugging tools only.

bit 0

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

| Field           | Description  |
|-----------------|--|
| #text           | Means literal defined by "text"  |
| (text)          | Means "content of text"  |
| [text]          | Means "the location addressed by text"   |
| {}              | Optional field or operation  |
| $a\in\{b,c,d\}$ | a is selected from the set of values b, c, d   |
| <n:m></n:m>     | Register bit field   |
| .b              | Byte mode selection  |
| .d              | Double-Word mode selection   |
| .S              | Shadow register select   |
| .w              | Word mode selection (default)  |
| Acc             | One of two accumulators {A, B}   |
| AWB             | Accumulator write back destination address register ∈ {W13, [W13]+ = 2}              |
| bit4            | 4-bit bit selection field (used in word addressed instructions) $\in \{015\}$        |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero                 |
| Expr            | Absolute address, label or expression (resolved by the linker)                       |
| f               | File register address ∈ {0x00000x1FFF}   |
| lit1            | 1-bit unsigned literal $\in \{0,1\}$   |
| lit4            | 4-bit unsigned literal $\in \{015\}$   |
| lit5            | 5-bit unsigned literal $\in \{031\}$   |
| lit8            | 8-bit unsigned literal $\in \{0255\}$  |
| lit10           | 10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode           |
| lit14           | 14-bit unsigned literal $\in \{016384\}$   |
| lit16           | 16-bit unsigned literal $\in \{065535\}$   |
| lit23           | 23-bit unsigned literal $\in$ {08388608}; LSb must be '0'                            |
| None            | Field does not require an entry, can be blank  |
| OA, OB, SA, SB  | DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate          |
| PC              | Program Counter  |
| Slit10          | 10-bit signed literal $\in$ {-512511}  |
| Slit16          | 16-bit signed literal ∈ {-3276832767}  |
| Slit6           | 6-bit signed literal $\in$ {-1616}   |
| Wb              | Base W register ∈ {W0W15}  |
| Wd              | Destination W register $\in$ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }                |
| Wdo             | Destination W register ∈<br>{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] } |

### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Base<br>Instr<br># | Assembly<br>Mnemonic   | Assembly Syntax |  | Description                                 | # of<br>Words | # of<br>Cycles <sup>(2)</sup> | Status Flags<br>Affected |
|--------------------|--|-----------------|--|---|---------------|-------------------------------|--------------------------|
| 25                 | DAW  | DAW Wn          |  | Wn = decimal adjust Wn                      | 1             | 1                             | С                        |
| 26                 | DEC  | DEC             | f                                      | f = f - 1                                   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | DEC             | f,WREG                                 | WREG = f – 1                                | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | DEC             | Ws,Wd                                  | Wd = Ws - 1                                 | 1             | 1                             | C,DC,N,OV,Z              |
| 27                 | DEC2   | DEC2            | f                                      | f = f – 2                                   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | DEC2            | f,WREG                                 | WREG = f – 2                                | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | DEC2            | Ws,Wd                                  | Wd = Ws - 2                                 | 1             | 1                             | C,DC,N,OV,Z              |
| 28                 | DISI   | DISI            | #lit14                                 | Disable Interrupts for k instruction cycles | 1             | 1                             | None                     |
| 29                 | DIV  | DIV.S           | Wm,Wn                                  | Signed 16/16-bit Integer Divide             | 1             | 18                            | N,Z,C,OV                 |
|                    |  | DIV.SD          | Wm,Wn                                  | Signed 32/16-bit Integer Divide             | 1             | 18                            | N,Z,C,OV                 |
|                    |  | DIV.U           | Wm,Wn                                  | Unsigned 16/16-bit Integer Divide           | 1             | 18                            | N,Z,C,OV                 |
|                    |  | DIV.UD          | Wm,Wn                                  | Unsigned 32/16-bit Integer Divide           | 1             | 18                            | N,Z,C,OV                 |
| 30                 | DIVF   | DIVF            | Wm, Wn <sup>(1)</sup>                  | Signed 16/16-bit Fractional Divide          | 1             | 18                            | N,Z,C,OV                 |
| 31                 | DO   | DO              | #lit15,Expr <sup>(1)</sup>             | Do code to PC + Expr, lit15 + 1 times       | 2             | 2                             | None                     |
|                    |  | DO              | Wn,Expr <sup>(1)</sup>                 | Do code to PC + Expr, (Wn) + 1 times        | 2             | 2                             | None                     |
| 32                 | ED   | ED              | Wm*Wm,Acc,Wx,Wy,Wxd <sup>(1)</sup>     | Euclidean Distance (no accumulate)          | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 33                 | EDAC   | EDAC            | Wm*Wm,Acc,Wx,Wy,Wxd <sup>(1)</sup>     | Euclidean Distance                          | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 34                 | EXCH   | EXCH            | Wns,Wnd                                | Swap Wns with Wnd                           | 1             | 1                             | None                     |
| 35                 | FBCL   | FBCL            | Ws,Wnd                                 | Find Bit Change from Left (MSb) Side        | 1             | 1                             | С                        |
| 36                 | FF1L   | FF1L            | Ws,Wnd                                 | Find First One from Left (MSb) Side         | 1             | 1                             | С                        |
| 37                 | FF1R   | FF1R            | Ws,Wnd                                 | Find First One from Right (LSb) Side        | 1             | 1                             | С                        |
| 38                 | GOTO   | GOTO            | Expr                                   | Go to address                               | 2             | 4                             | None                     |
|                    |  | GOTO            | Wn                                     | Go to indirect                              | 1             | 4                             | None                     |
|                    |  | GOTO.L          | Wn                                     | Go to indirect (long address)               | 1             | 4                             | None                     |
| 39                 | INC  | INC             | f                                      | f = f + 1                                   |               | 1                             | C,DC,N,OV,Z              |
|                    |  | INC             | f,WREG                                 | WREG = f + 1                                | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | INC             | Ws,Wd                                  | Wd = Ws + 1                                 | 1             | 1                             | C,DC,N,OV,Z              |
| 40                 | INC2   | INC2            | f                                      | f = f + 2                                   | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | INC2            | f,WREG                                 | WREG = f + 2                                | 1             | 1                             | C,DC,N,OV,Z              |
|                    |  | INC2            | Ws,Wd                                  | Wd = Ws + 2                                 | 1             | 1                             | C,DC,N,OV,Z              |
| 41                 | IOR  | IOR             | f                                      | f = f .IOR. WREG                            | 1             | 1                             | N,Z                      |
|                    |  | IOR             | f,WREG                                 | WREG = f.IOR. WREG                          | 1             | 1                             | N,Z                      |
|                    |  | IOR             | #lit10,Wn                              | Wd = lit10 .IOR. Wd                         | 1             | 1                             | N,Z                      |
|                    |  | IOR             | Wb,Ws,Wd                               | Wd = Wb .IOR. Ws                            | 1             | 1                             | N,Z                      |
|                    |  | IOR             | Wb,#lit5,Wd                            | Wd = Wb .IOR. lit5                          | 1             | 1                             | N,Z                      |
| 42                 | LAC  | LAC             | Wso,#Slit4,Acc                         | Load Accumulator                            | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
| 43                 | LNK  | LNK             | #lit14                                 | Link Frame Pointer                          | 1             | 1                             | SFA                      |
| 44                 | LSR  | LSR             | f                                      | f = Logical Right Shift f                   | 1             | 1                             | C,N,OV,Z                 |
|                    |  | LSR             | f,WREG                                 | WREG = Logical Right Shift f                | 1             | 1                             | C,N,OV,Z                 |
|                    |  | LSR             | Ws,Wd                                  | Wd = Logical Right Shift Ws                 | 1             | 1                             | C,N,OV,Z                 |
|                    |  | LSR             | Wb,Wns,Wnd                             | Wnd = Logical Right Shift Wb by Wns         | 1             | 1                             | N,Z                      |
|                    |  | LSR             | Wb,#lit5,Wnd                           | Wnd = Logical Right Shift Wb by lit5        | 1             | 1                             | N,Z                      |
| 45                 | MAC Mm*Wn, Acc, Wx, Wxd, Wy, Wyd, AWB <sup>(1)</sup> Multiply and Accumulate |                 | Multiply and Accumulate                | 1   | 1             | OA,OB,OAB,<br>SA,SB,SAB       |                          |
|                    |  | MAC             | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd <sup>(1)</sup> | Square and Accumulate                       | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |

## TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax    | Description                        | # of<br>Words | # of<br>Cycles <sup>(2)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|--------|--------------------|------------------------------------|---------------|-------------------------------|--------------------------|
| 72                 | SL                   | SL     | f                  | f = Left Shift f                   | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | SL     | f,WREG             | WREG = Left Shift f                | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | SL     | Ws,Wd              | Wd = Left Shift Ws                 | 1             | 1                             | C,N,OV,Z                 |
|                    |                      | SL     | Wb,Wns,Wnd         | Wnd = Left Shift Wb by Wns         | 1             | 1                             | N,Z                      |
|                    |                      | SL     | Wb,#lit5,Wnd       | Wnd = Left Shift Wb by lit5        | 1             | 1                             | N,Z                      |
| 73                 | SUB                  | SUB    | <sub>Acc</sub> (1) | Subtract Accumulators              | 1             | 1                             | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | SUB    | f                  | f = f – WREG                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUB    | f,WREG             | WREG = f – WREG                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUB    | #lit10,Wn          | Wn = Wn - lit10                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUB    | Wb,Ws,Wd           | Wd = Wb – Ws                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUB    | Wb,#lit5,Wd        | Wd = Wb – lit5                     | 1             | 1                             | C,DC,N,OV,Z              |
| 74                 | SUBB                 | SUBB   | f                  | $f = f - WREG - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBB   | f,WREG             | WREG = $f - WREG - (\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBB   | #lit10,Wn          | Wn = Wn – lit10 – $(\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBB   | Wb,Ws,Wd           | $Wd = Wb - Ws - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBB   | Wb,#lit5,Wd        | $Wd = Wb - lit5 - (\overline{C})$  | 1             | 1                             | C,DC,N,OV,Z              |
| 75                 | SUBR                 | SUBR   | f                  | f = WREG – f                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBR   | f,WREG             | WREG = WREG – f                    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBR   | Wb,Ws,Wd           | Wd = Ws – Wb                       | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBR   | Wb,#lit5,Wd        | Wd = lit5 – Wb                     | 1             | 1                             | C,DC,N,OV,Z              |
| 76                 | SUBBR                | SUBBR  | f                  | $f = WREG - f - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBBR  | f,WREG             | WREG = WREG – f – $(\overline{C})$ | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBBR  | Wb,Ws,Wd           | $Wd = Ws - Wb - (\overline{C})$    | 1             | 1                             | C,DC,N,OV,Z              |
|                    |                      | SUBBR  | Wb,#lit5,Wd        | $Wd = lit5 - Wb - (\overline{C})$  | 1             | 1                             | C,DC,N,OV,Z              |
| 77                 | SWAP                 | SWAP.b | Wn                 | Wn = nibble swap Wn                | 1             | 1                             | None                     |
|                    |                      | SWAP   | Wn                 | Wn = byte swap Wn                  | 1             | 1                             | None                     |
| 78                 | TBLRDH               | TBLRDH | Ws,Wd              | Read Prog<23:16> to Wd<7:0>        | 1             | 5                             | None                     |
| 79                 | TBLRDL               | TBLRDL | Ws,Wd              | Read Prog<15:0> to Wd              | 1             | 5                             | None                     |
| 80                 | TBLWTH               | TBLWTH | Ws,Wd              | Write Ws<7:0> to Prog<23:16>       | 1             | 2                             | None                     |
| 81                 | TBLWTL               | TBLWTL | Ws,Wd              | Write Ws to Prog<15:0>             | 1             | 2                             | None                     |
| 82                 | ULNK                 | ULNK   |                    | Unlink Frame Pointer               | 1             | 1                             | SFA                      |
| 83                 | XOR                  | XOR    | f                  | f = f .XOR. WREG                   | 1             | 1                             | N,Z                      |
|                    |                      | XOR    | f,WREG             | WREG = f .XOR. WREG                | 1             | 1                             | N,Z                      |
|                    |                      | XOR    | #lit10,Wn          | Wd = lit10 .XOR. Wd                | 1             | 1                             | N,Z                      |
|                    |                      | XOR    | Wb,Ws,Wd           | Wd = Wb .XOR. Ws                   | 1             | 1                             | N,Z                      |
|                    |                      | XOR    | Wb,#lit5,Wd        | Wd = Wb .XOR. lit5                 | 1             | 1                             | N,Z                      |
| 84                 | ZE                   | ZE     | Ws,Wnd             | Wnd = Zero-extend Ws               | 1             | 1                             | C,Z,N                    |

# TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| AC CHARA             | CTERISTICS                               |   | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |     |     |     |  |
|----------------------|--|---|---|-----|-----|-----|--|
| Maximum<br>Data Rate | Master<br>Transmit Only<br>(Half-Duplex) | Master<br>Transmit/Receive<br>(Full-Duplex) | Slave<br>Transmit/Receive<br>(Full-Duplex)            | CKE | СКР | SMP |  |
| 15 MHz               | Table 30-42                              |   |   | 0,1 | 0,1 | 0,1 |  |
| 10 MHz               | —  | Table 30-43                                 | —   | 1   | 0,1 | 1   |  |
| 10 MHz               | —  | Table 30-44                                 | —   | 0   | 0,1 | 1   |  |
| 15 MHz               | —  | —   | Table 30-45   | 1   | 0   | 0   |  |
| 11 MHz               | —  | —   | Table 30-46   | 1   | 1   | 0   |  |
| 15 MHz               | _  | _   | Table 30-47   | 0   | 1   | 0   |  |
| 11 MHz               | _  | _   | Table 30-48   | 0   | 0   | 0   |  |

## TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

## FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS





## FIGURE 30-27: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

| AC CHAF                            | RACTERISTI                                       | CS                        | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ |                |     |       |  |  |  |
|------------------------------------|--|---------------------------|---|----------------|-----|-------|--|--|--|
| Param<br>No. Symbol Characteristic |  |                           | Min   | Тур            | Max | Units | Conditions                                       |  |  |
|                                    | ADC Accuracy (12-Bit Mode) <sup>(1)</sup>        |                           |   |                |     |       |  |  |  |
| HAD20a                             | Nr   | Resolution <sup>(3)</sup> | 1:  | 2 Data B       | its | bits  |  |  |  |
| HAD21a                             | INL  | Integral Nonlinearity     | -5.5  | -5.5 — 5.5 LSb |     | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD22a                             | DNL  | Differential Nonlinearity | -1  | —              | 1   | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD23a                             | Gerr   | Gain Error                | -10   | _              | 10  | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD24a                             | EOFF   | Offset Error              | -5  | —              | 5   | LSb   | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
|                                    | Dynamic Performance (12-Bit Mode) <sup>(2)</sup> |                           |   |                |     |       |  |  |  |
| HAD33a                             | _  | _                         | 200   | kHz            |     |       |  |  |  |

# TABLE 31-12: ADC MODULE SPECIFICATIONS (12-BIT MODE)

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

# TABLE 31-13: ADC MODULE SPECIFICATIONS (10-BIT MODE)

| AC CHAF                            | RACTERIST  | ICS                       | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ |              |                      |  |  |  |  |
|------------------------------------|--|---------------------------|--|--------------|----------------------|--|--|--|--|
| Param<br>No. Symbol Characteristic |  | Min                       | Тур  | Max          | Units                | Conditions                                       |  |  |  |
|                                    |  | ADC A                     | ccuracy  | (10-Bit I    | Mode) <sup>(1)</sup> |  |  |  |  |
| HAD20b                             | Nr   | Resolution <sup>(3)</sup> | 10   | 10 Data Bits |                      | bits   |  |  |  |
| HAD21b                             | INL  | Integral Nonlinearity     | -1.5 — 1.5   |              | LSb                  | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |  |  |
| HAD22b                             | DNL  | Differential Nonlinearity | -0.25  | .25 — 0.25   |                      | LSb  | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |  |
| HAD23b                             | Gerr   | Gain Error                | -2.5   | _            | 2.5                  | LSb  | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |  |
| HAD24b                             | EOFF   | Offset Error              | -1.25  | _            | 1.25                 | LSb  | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |  |
|                                    | Dynamic Performance (10-Bit Mode) <sup>(2)</sup> |                           |  |              |                      |  |  |  |  |
| HAD33b                             | Fnyq   | Input Signal Bandwidth    |  | _            | 400                  | kHz  |  |  |  |

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

# 33.0 PACKAGING INFORMATION

# 33.1 Package Marking Information

# 28-Lead SPDIP



#### 28-Lead SOIC (.300")



28-Lead SSOP



Example dsPIC33EP64GP 502-I/SP@3 1310017

# Example



## Example



28-Lead QFN-S (6x6x0.9 mm)



Example



| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>*  | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator ((e3))<br>can be found on the outer packaging for this package. |  |  |  |
|--------|---|--|--|--|--|
| Note:  | In the event the full Microchip part number cannot be marked on one line, it will<br>be carried over to the next line, thus limiting the number of available<br>characters for customer-specific information. |  |  |  |  |