

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gp504t-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



IABLE 4-2	1: E	ECANTI	REGIST		WHEN		TOTRE	1<0>) =	0 OR .	L FOR asi	PIC33E	PXXXIV	IC/GP5		ICES O	NLY		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	_	—	CSIDL	ABAT	CANCKS	R	EQOP<2:0	>	OPM	/IODE<2:0	>	—	CANCAP	—	—	WIN	0480
C1CTRL2	0402	_	_	—	_	_	_	—	_	—	_	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	—	—		FILHIT<4:0>				—		ICODE<6:0>					0040	
C1FCTRL	0406	C	DMABS<2:0	>		_	—	—	_	_	_	_			FSA<4:0>			0000
C1FIFO	0408		—			FBP<5:0> — — FNRB<5:0>						0000						
C1INTF	040A		—	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C		—	—		_	—	—	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	T<7:0>				RERRCNT<7:0>						0000		
C1CFG1	0410	_	_	_	_	_	_	_	_	SJW<1	:0>			BRP	<5:0>			0000
C1CFG2	0412	_	WAKFIL	_	_	_	SI	=G2PH<2:()>	SEG2PHTS	SAM	S	EG1PH<2	:0>	Р	RSEG<2:0	>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSł	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK<1:0> F2MSI		SK<1:0> F1MSK<1:0>		F0MS	<<1:0>	0000		
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	<<1:0>	F8MSI	<<1:0>	0000

TABLE 4-21: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 OR 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							S	ee definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440							E	CAN1 Rece	eive Data Wo	ord							xxxx
C1TXD	0442							E	CAN1 Trans	smit Data Wo	ord							xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS) address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Example 4-1. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when base address bit, EA<15> = 1, DSWPAG<8:0> are concatenated onto EA<14:0> to form the 24-bit EDS write address.





U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	_	_	_		LSTC	H<3:0>	
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits			
	1111 = No DI 1110 = Rese	MA transfer has rved	s occurred sir	nce system Res	set		
	•						
	•						
	•						
		rved data transfer wa data transfer wa					
		data transfer wa					

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0000 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U1RXR<6:0>	>		
bit 7							bit 0

REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-0 U1RXR<6:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
	—		_	_	—	—	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U2RXR<6:0>	>		
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

^{0000000 =} Input tied to Vss

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP57	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP56	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		: Peripheral Ou -3 for periphera		is Assigned to mbers)	RP57 Output F	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

(see Table 11-3 for peripheral function numbers)

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP97	R<5:0>		
bit 15							bit 8

RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—		—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP97R<5:0>:** Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

bit 5-0

REGISTE	R 16-7: PWMC	CONX: PWMX (CONTROL R	EGISTER						
HS/HC-	0 HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTSTAT	-(1) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾			
bit 15	·	•		÷			bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
DTC1		DTCP ⁽³⁾	0-0	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾			
bit 7	DICO	DICE	_	INT DO	CAIM	AFRES'	bit			
							<u> </u>			
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit					
R = Reada	able bit	W = Writable bi	t	U = Unimple	mented bit, rea	ıd as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15	ELTSTAT: ES	ult Interrupt Statu	is hit(1)							
DIL 15		rrupt is pending								
		interrupt is pendi	ng							
		ared by setting F								
bit 14		rent-Limit Interru	•							
		mit interrupt is pe								
		0 = No current-limit interrupt is pending This bit is cleared by setting CLIEN = 0.								
bit 13	TRGSTAT: Trigger Interrupt Status bit									
	1 = Trigger interrupt is pending									
		r interrupt is pen								
		ared by setting T								
bit 12		FLTIEN: Fault Interrupt Enable bit								
		rrupt is enabled rrupt is disabled	and the FLTS	TAT bit is clear	ed					
bit 11		ent-Limit Interrup			cu .					
		mit interrupt is er								
		mit interrupt is di		e CLSTAT bit is	s cleared					
bit 10	TRGIEN: Trig	ger Interrupt En	able bit							
		event generates			T hit is cleared					
bit 9		vent interrupts ar			i bit is cleared					
DIL 9		ITB: Independent Time Base Mode bit ⁽²⁾ 1 = PHASEx register provides time base period for this PWM generator								
		egister provides f	•		•					
bit 8		er Duty Cycle Re								
		ister provides du jister provides du				r				
Note 1:	Software must clea				-		t controller			
Note 1. 2:	These bits should	-		-	-	the interrup				
3:	DTC<1:0> = 11 fo	-		-	-					
4:	The Independent T CAM bit is ignored	Time Base (ITB =		•		igned mode. If	TTB = 0, the			
5:	To operate in Exter		t mode, the IT	B bit must be '	1' and the CLM	10D bit in the I	FCLCONx			

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-13: IOCONX: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit
 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
 0 = PWMxH and PWMxL pins are mapped to their respective pins
 bit 0 OSYNC: Output Override Synchronization bit
 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx period boundary
 - 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0								
_	_	_	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL								
bit 15	•	•	•	•		•	bit 8								
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN								
bit 7						onornen	bit								
Legend:						(0)									
R = Readab		W = Writable		-	ented bit, read										
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown								
bit 15-12	Unimplemen	ted: Read as '	D'												
bit 11-8	-			urce Select bits											
	The selected	state blank sig	nal will block t	he current-limit	and/or Fault inp	out signals (if e	nabled via th								
	BCH and BCI	The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register).													
	1001 = Rese	rved													
					•										
	•														
	• • 0100 = Rese	rved													
	• • 0100 = Rese 0011 = PWM	rved 3H selected as	state blank so	ource											
	0011 = PWM 0010 = PWM	3H selected as 2H selected as	state blank so	ource											
	0011 = PWM 0010 = PWM 0001 = PWM	3H selected as 2H selected as 1H selected as	state blank so	ource											
hit 7-6	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st	3H selected as 2H selected as 1H selected as ate blanking	state blank so state blank so	ource											
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '	state blank so state blank so o'	burce burce											
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce	elected PWMx o	putputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab rved	state blank so state blank so o' op Clock Sour ole and disable	ource ource rce Select bits e (CHOP) the se	elected PWMx o	putputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '0 :0>: PWMx Ch signal will enab rved rved 3H selected as	state blank so state blank so op Clock Sour ole and disable	ource ource rce Select bits e (CHOP) the se source	elected PWMx o	outputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab rved 3H selected as 2H selected as	state blank so state blank so op Clock Sour ole and disable CHOP clock	source source	elected PWMx o	outputs.									
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • 0100 = Rese 0011 = PWM 0010 = PWM	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab rved 3H selected as 2H selected as 1H selected as	state blank so state blank so op Clock Sour ole and disable CHOP clock s CHOP clock s CHOP clock s	source source		outputs.									
bit 7-6 bit 5-2 bit 1	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab rved 3H selected as 2H selected as 1H selected as	state blank so state blank so op Clock Sour- ole and disable cHOP clock so cHOP clock so cHOP clock so cHOP clock so	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.									
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '0 :0>: PWMx Ch signal will enab rved 3H selected as 2H selected as 1H selected as clock generato	 state blank so state blank so op Clock Sour chOP clock so chopping Enso on is enabled 	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.									
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • • • • • • • • • • • • • • •	3H selected as 2H selected as 1H selected as ate blanking ted: Read as 'f :0>: PWMx Ch signal will enab rved 3H selected as 2H selected as 1H selected as clock generato PWMxH Output chopping function	CHOP clock so CHOP clock so Chopping En	source source source source source source CHOP clock so able bit		putputs.									
bit 5-2 bit 1	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	3H selected as 2H selected as 1H selected as ate blanking ted: Read as '(:0>: PWMx Ch signal will enab rved 3H selected as 2H selected as 1H selected as clock generato PWMxH Output chopping function	CHOP clock so CHOP clock so Chopping Ena	source source source source source source CHOP clock so able bit		putputs.									

REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER (CONTINUED)

- bit 2 INDEX: Status of INDXx Input Pin After Polarity Control
 - 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'
- bit 1 QEB: Status of QEBx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1' 0 = Pin is at logic '0'
- bit 0 **QEA:** Status of QEAx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte. 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I^2C master)
511 2	1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
h :+ 4	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence. 0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as l^2C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence. 0 = Start condition is not in progress

Note 1: When performing master operations, ensure that the IPMIEN bit is set to '0'.

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT				
bit 15		1		11			bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_				
bit 7				1 1		1	bit (
Legend:											
R = Readabl	le bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown				
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit							
	1 = Edge 1 is	s edge-sensitive	9								
	•	s level-sensitive									
bit 14		dge 1 Polarity									
		s programmed f									
L:1 40 40	•	s programmed f	•	•							
bit 13-10		:0>: Edge 1 So	urce Select bits	5							
	1xxx = Reserved 01xx = Reserved										
		01xx = Reserved 0011 = CTED1 pin									
	0010 = CTED2 pin										
		0001 = OC1 module 0000 = Timer1 module									
hit O											
bit 9		AT: Edge 2 Status bit									
	1 = Edge 2 h	e status of Edge 2 and can be written to control the edge source.									
		as not occurred	1								
bit 8	EDG1STAT: E	Edge 1 Status b	it								
			1 and can be v	vritten to control	the edge sou	rce.					
	1 = Edge 1 h										
	-	as not occurred									
bit 7		Edge 2 Edge Sa		Selection bit							
		s edge-sensitive s level-sensitive									
bit 6	•	dge 2 Polarity									
Sit 0		•		dae response							
	 Edge 2 is programmed for a positive edge response Edge 2 is programmed for a negative edge response 										
bit 5-2	EDG2SEL<3:0>: Edge 2 Source Select bits										
	1111 = Reserved										
	01xx = Reserved										
	0100 = CMP ² 0011 = CTEE										
	0010 = CTEE										
		Ji pili									
	0001 = OC1	module									
		module									

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	
bit 15				·	•	·	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	
bit 7	-				•		bit (
Legend:								
R = Readable bit		W = Writable	bit	U = Unimple	mented bit, rea	d as '0'		
-n = Value at F	-n = Value at POR			'0' = Bit is cle	eared	x = Bit is unknown		

REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

Note 1: On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

2: CSSx = ANx, where x = 0-15.

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage	3.0		3.6	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	-	_	Vss	V		
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	_	—	V/ms	0V-1V in 100 ms	

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
	CEFC External Filter Capacitor 4.7 10 — μF Capacitor must have a lo series resistance (< 1 Of							

Note 1: Typical VCAP voltage = 1.8 volts when VDD \geq VDDMIN.

AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated) iture -40)°C ≤ Ta ≤	+85°C for Industrial
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	-40 Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
			400 kHz mode	TCY/2 (BRG + 2)		μ S	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μS	
			400 kHz mode	Tcy/2 (BRG + 2)		μs	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		300	ns	-
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	-
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽²⁾	40		ns	
IM26	THD:DAT	Data Input	100 kHz mode	0		μS	
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽²⁾	0.2		μS	
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS	Only relevant for
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)	_	μS	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS	After this period, the
		Hold Time	400 kHz mode	TCY/2 (BRG +2)	_	μS	first clock pulse is
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS	
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 2)		μS	
		Hold Time	400 kHz mode	TCY/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	
		From Clock	400 kHz mode		1000	ns	
			1 MHz mode ⁽²⁾		400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be
			400 kHz mode	1.3		μS	free before a new
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can star
IM50	Св	Bus Capacitive L	oading	—	400	pF	
IM51	Tpgd	Pulse Gobbler De	elay	65	390	ns	(Note 3)

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the l²C[™] Baud Rate Generator. Refer to "Inter-Integrated Circuit (l²C[™])" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.

DC CH/	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
Op Am	p DC Chara	cteristics						
CM40	VCMR	Common-Mode Input Voltage Range	AVss	_	AVDD	V		
CM41	CMRR	Common-Mode Rejection Ratio ⁽³⁾	—	40	—	db	VCM = AVDD/2	
CM42	VOFFSET	Op Amp Offset Voltage ⁽³⁾	—	±5	—	mV		
CM43	Vgain	Open-Loop Voltage Gain ⁽³⁾	_	90	_	db		
CM44	los	Input Offset Current	_	-	_	_	See pad leakage currents in Table 30-11	
CM45	lв	Input Bias Current	_	_	—	_	See pad leakage currents in Table 30-11	
CM46	Ιουτ	Output Current	_		420	μA	With minimum value of RFEEDBACK (CM48)	
CM48	RFEEDBACK	Feedback Resistance Value	8	-	_	kΩ		
CM49a	VOADC	Output Voltage	AVss + 0.077	_	AVDD - 0.077	V	Ιουτ = 420 μΑ	
		Measured at OAx Using	AVss + 0.037	—	AVDD - 0.037	V	Ιουτ = 200 μΑ	
		ADC ^(3,4)	AVss + 0.018		AVDD - 0.018	V	Ιουτ = 100 μΑ	
CM49b	VOUT	Output Voltage	AVss + 0.210	—	AVDD - 0.210	V	Ιουτ = 420 μΑ	
		Measured at OAxOUT Pin ^(3,4,5)	AVss + 0.100 AVss + 0.050	_	AVDD – 0.100 AVDD – 0.050	V V	Ιουτ = 200 μΑ Ιουτ = 100 μΑ	
CM51	RINT1 (6)	Internal Resistance 1 (Configuration A and B) ^(3,4,5)	198	264	317	Ω	Min = -40°C Typ = +25°C Max = +125°C	

TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS (CONTINUED)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.

AC CHA	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \\ \end{array} $						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		ADC A	Accuracy	(12-Bit	Mode)		
AD20a	Nr	Resolution	12	2 Data Bi	ts	bits	
AD21a	INL	Integral Nonlinearity	-2.5		2.5	LSb	-40°C ≤ TA ≤ +85°C (Note 2)
			-5.5	_	5.5	LSb	+85°C < TA ≤ +125°C (Note 2)
AD22a	DNL	Differential Nonlinearity	-1	—	1	LSb	-40°C \leq TA \leq +85°C (Note 2)
			-1	—	1	LSb	+85°C < TA \leq +125°C (Note 2)
AD23a	Gerr	Gain Error ⁽³⁾	-10	—	10	LSb	-40°C \leq TA \leq +85°C (Note 2)
			-10	_	10	LSb	+85°C < TA \leq +125°C (Note 2)
AD24a	EOFF	Offset Error	-5	_	5	LSb	$-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ (Note 2)}$
			-5	_	5	LSb	+85°C < TA \leq +125°C (Note 2)
AD25a	—	Monotonicity	—	—	—		Guaranteed
		Dynamic	Performa	ance (12-	Bit Mod	e)	
AD30a	THD	Total Harmonic Distortion ⁽³⁾	_	75	_	dB	
AD31a	SINAD	Signal to Noise and Distortion ⁽³⁾	—	68	_	dB	
AD32a	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	80	—	dB	
AD33a	Fnyq	Input Signal Bandwidth ⁽³⁾	—	250	—	kHz	
AD34a	ENOB	Effective Number of Bits ⁽³⁾	11.09	11.3	_	bits	

TABLE 30-58: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

PMD (PIC24EPXXXMC20X Devices)	
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	,
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	,
PORTA (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTB (PIC24EPXXXGP/MC202,	,
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTB (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	5
PORTB (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	2
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	,
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	ł
PORTC (PIC24EPXXXGP/MC204,	,
dsPIC33EPXXXGP/MC204/504 Devices) 102	
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices))
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTE (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100)
PORTF (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	`
,	,
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 101	
PTG78	5
PWM (dsPIC33EPXXXMC20X/50X,	
)
PIC24EPXXXMC20X Devices)79)
PIC24EPXXXMC20X Devices)79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X,	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices)))
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices))) }
PIC24EPXXXMC20X Devices))) } ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82)) 3 3 5
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333	
PIC24EPXXXMC20X Devices)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PUC24EPXXXMC20X Devices) 80 QEI1 (dsPIC33EPXXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input Channel 0 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON4 (ADC1 Control 4) 330	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CSSH (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN3 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 3) 326 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSL (ADC1 Input Scan Select Low) 336 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336 <t< td=""><td></td></t<>	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSE (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PUC4EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS123 (ADC1 Input AD1CN1 (ADC1 Control 1) 325 AD1CON1 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 3) 326 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSL (ADC1 Input Scan Select Low) 336 AD1COSL (ADC1 Input Scan Select Low) 336 AD1CSSL (ADC1 Input Scan Select Low) 336 AD1CSL (ADC1 Input Scan Select Low) 336 <t< td=""><td>))) ; ; ; ; ; ; ; ; ; ;</td></t<>))) ; ; ; ; ; ; ; ; ; ;
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 Channel 1, 2, 3 Select) 331 AD1CON1 (ADC1 Control 1) 325 AD1CON3 (ADC1 Control 2) 327 AD1CON4 (ADC1 Input Scan Select High) 335 AD1COSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor) 158	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 325 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1COSSL (ADC1 Input Scan Select High) 336 ALTDTRx (PWMx Alternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	
PIC24EPXXXMC20X Devices) 79 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 79 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 80 QEI1 (dsPIC33EPXXMC20X Devices) 80 QEI1 (dsPIC33EPXXMC20X/50X, 81 Reference Clock 93 SPI1 and SPI2 83 System Control 93 Time1 through Time5 75 UART1 and UART2 82 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 333 AD1CHS123 (ADC1 Input 331 AD1CON1 (ADC1 Control 1) 325 AD1CON2 (ADC1 Control 2) 327 AD1CON3 (ADC1 Control 3) 329 AD1CON4 (ADC1 Control 4) 330 AD1COSSL (ADC1 Input Scan Select High) 335 AD1CSSL (ADC1 Input Scan Select Low) 336 ALTDTRx (PWMx Auternate Dead-Time) 238 AUXCONx (PWMx Auxiliary Control) 247 CHOP (PWMx Chop Clock Generator) 234 CLKDIV (Clock Divisor)	

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial High)	
CRCXORL (CRC XOR Polynomial Low)	
CTMUCON1 (CTMU Control 1)	
CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	219
Reference Control)	371
CxBUFPNT1 (ECANx Filter 0-3	571
Buffer Pointer 1)	300
CxBUFPNT2 (ECANx Filter 4-7	500
Buffer Pointer 2)	301
CxBUFPNT3 (ECANx Filter 8-11	501
Buffer Pointer 3)	301
CxBUFPNT4 (ECANx Filter 12-15	501
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	
CxCFG2 (ECANx Baud Rate Configuration 2)	
CxCTRL1 (ECANx Control 1)	
CxCTRL2 (ECANx Control 2)	
CxEC (ECANx Transmit/Receive Error Count)	
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	
CxFIFO (ECANx FIFO Status)	
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	304
CxRXFnSID (ECANx Acceptance Filter n	
Standard Identifier)	
CxRXFUL1 (ECANx Receive Buffer Full 1)	
CxRXFUL2 (ECANx Receive Buffer Full 2)	307
CxRXMnEID (ECANx Acceptance Filter Mask n	
Extended Identifier)	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n	
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier)	
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1)	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive	306 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2)	306 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX	306 308 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control)	306 308 308 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code)	306 308 308 309 292
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID)	306 308 308 309 292 383
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	306 308 308 309 292 383 383
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	306 308 308 309 292 383 383 150
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	306 308 308 309 292 383 383 150
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPWC (DMA Peripheral Write	306 308 308 309 292 383 383 150 151
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write Collision Status)	306 308 309 292 383 383 150 151 148
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status)	306 308 309 292 383 383 150 151 148 149
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control)	306 308 309 292 383 383 150 151 148 149 146 142
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146 142 146