

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gp506-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**




TABLE 4	4-9:	INPUT	INPUT CAPTURE 1 THROUGH INPUT CAPTURE 4 REGISTER MAP															
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	—	ICSIDL	10	CTSEL<2:0	>	—	-	—	ICI<	:0>	ICOV	ICOV ICBNE ICM<2:0>			0000	
IC1CON2	0142	_	_		_		—	—	IC32	ICTRIG	TRIGSTAT			S	YNCSEL<4	:0>		000D
IC1BUF	0144							Inp	ut Capture '	1 Buffer Reg	gister							xxxx
IC1TMR	0146								Input Capt	ture 1 Time	r							0000
IC2CON1	0148		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV ICBNE ICM<2:0>				0000	
IC2CON2	014A	IC32 ICTRIG TRIGSTAT SYNCSEL<4:0>							000D									
IC2BUF	014C							Inp	ut Capture 2	2 Buffer Reg	gister							xxxx
IC2TMR	014E								Input Capt	ture 2 Time	r							0000
IC3CON1	0150		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3CON2	0152		_				—	—	IC32	ICTRIG	TRIGSTAT			S	YNCSEL<4	:0>		000D
IC3BUF	0154							Inp	ut Capture 3	3 Buffer Reg	gister							xxxx
IC3TMR	0156								Input Capt	ture 3 Time	r							0000
IC4CON1	0158		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4CON2	015A	_	_		_		-	_	IC32	ICTRIG	TRIGSTAT	-		S	YNCSEL<4	:0>		000D
IC4BUF	015C							Inp	ut Capture 4	4 Buffer Reg	gister							xxxx
IC4TMR	015E								Input Capt	ure 4 Time	r							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

## 4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

#### 4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

### TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15	-	•					bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	SFA	RND	IF
bit 7		•					bit 0

# **REGISTER 7-2:** CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

VAR: Variable Exception Processing Latency Control
<ol> <li>1 = Variable exception processing is enabled</li> </ol>
0 = Fixed exception processing is enabled
IPL3: CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup>
<ul> <li>1 = CPU Interrupt Priority Level is greater than 7</li> <li>0 = CPU Interrupt Priority Level is 7 or less</li> </ul>

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
FORCE <sup>(1)</sup>		_	_	—		_					
bit 15							bit 8				
R/W-0						R/W-0	R/W-0				
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0				
bit 7							bit				
Legend:		S = Settable b	oit								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	FORCE: Force	e DMA Transfe	er bit <sup>(1)</sup>								
	1 = Forces a	single DMA tra	insfer (Manua	l mode)							
	0 = Automati	c DMA transfer	initiation by D	DMA request							
bit 14-8	Unimplemen	ted: Read as 'd	)'								
bit 7-0	IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits										
	01000110 = ECAN1 – TX Data Request <sup>(2)</sup>										
	00100110 = IC4 – Input Capture 4										
	00100101 = IC3 - Input Capture 3										
		00100010 = ECAN1 – RX Data Ready <sup>(2)</sup> 00100001 = SPI2 Transfer Done									
		UART2TX – UA		itter							
		UART2RX – U									
		TMR5 – Timer5									
	00011011 = TMR4 – Timer4										
	00011010 = OC4 – Output Compare 4										
	00011001 = OC3 – Output Compare 3										
	00001101 = ADC1 – ADC1 Convert done 00001100 = UART1TX – UART1 Transmitter										
	00001011 = UART1RX – UART1 Receiver										
	00001010 = SPI1 – Transfer Done										
	00001000 = TMR3 – Timer3 00000111 = TMR2 – Timer2										
		OC2 – Output (									
		IC2 – Input Ca									
	00000010 =	OC1 – Output (	Compare 1								
		IC1 – Input Ca									
	00000000 = INT0 – External Interrupt 0										

#### REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
  - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON		ROSSLP	ROSEL	RODIV3 <sup>(1)</sup>	RODIV2 <sup>(1)</sup>	RODIV1 <sup>(1)</sup>	RODIV0 <sup>(1)</sup>
bit 15						•	bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		_		_	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 14	0 = Reference	e oscillator outp e oscillator outp i <b>ted:</b> Read as '	out is disabled		.K pin <sup>(2)</sup>		
bit 13	-	ference Oscilla		en hit			
	1 = Reference	e oscillator out e oscillator out	out continues	to run in Sleep			
bit 12	1 = Oscillator	erence Oscillato crystal is used lock is used as	as the refere	nce clock			
bit 11-8	1111 = Refer 1110 = Refer 1101 = Refer 1000 = Refer 1011 = Refer 1001 = Refer 1000 = Refer 0111 = Refer 0111 = Refer 0101 = Refer 0100 = Refer 0101 = Refer 0011 = Refer 0011 = Refer 0011 = Refer	Reference Os rence clock divi rence clock divi	ded by 32,763 ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	8			
	0000 = Refer	ence clock	-				

## REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
  - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP118	3R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	_	—	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP118R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP120R<5:0>							
bit 7							bit 0			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

## 13.2 Timer Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON		TSIDL	—	_			_					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0					
_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_					
bit 7							bit (					
<u> </u>												
Legend:	- 1-:4			II II.								
R = Readable		W = Writable		-	nented bit, rea							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15	TON: Timerx	On hit										
	When T32 = 2											
	1 = Starts 32-	bit Timerx/y										
	0 = Stops 32-											
	<u>When T32 = 0</u> 1 = Starts 16-											
	0 = Stops 16-											
bit 14	Unimplemen	ted: Read as '	)'									
bit 13	TSIDL: Timer	x Stop in Idle M	lode bit									
		ues module op			dle mode							
		s module opera		ode								
bit 12-7	-	ted: Read as '										
bit 6		erx Gated Time	Accumulation	Enable bit								
	When TCS = This bit is igno											
	When TCS =											
	1 = Gated time accumulation is enabled											
		e accumulation										
bit 5-4		: Timerx Input	Clock Prescal	e Select bits								
	11 = 1:256 10 = 1:64											
	01 = 1:8											
	00 = 1:1											
bit 3	T32: 32-Bit Ti	mer Mode Sele	ect bit									
		nd Timery form nd Timery act as										
bit 2	Unimplemen	ted: Read as '	)'									
bit 1	TCS: Timerx	Clock Source S	elect bit									
	1 = External c 0 = Internal cl	clock is from pir lock (FP)	n, TxCK (on th	ne rising edge)								
bit 0	Unimplomen	ted: Read as '	.,									

# REGISTER 13-1: TxCON: (TIMER2 AND TIMER4) CONTROL REGISTER

## 15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 15.1.1 KEY RESOURCES

- "Output Compare" (DS70358) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

### REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits <sup>(1)</sup> 111 = Reserved 100 = Reserved
bit 3-0	100 = Reserved 011 = PTGO17 <sup>(2)</sup> 010 = PTGO16 <sup>(2)</sup> 001 = Reserved 000 = SYNCI1 input from PPS SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits <sup>(1)</sup>
	<ul> <li>1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event</li> <li>.</li> <l< td=""></l<></ul>
	0000 = 1:1 Postscaler generates Special Event Trigger on every second compare match event

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
  - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_			_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL
bit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7						onornen	bit
Legend:			L:4		onted bit read	(0)	
R = Readab		W = Writable		-	ented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	rea	x = Bit is unkr	IOWI
bit 15-12	Unimplemen	ted: Read as '	o'				
bit 11-8	BLANKSEL<	<b>3:0&gt;:</b> PWMx S	tate Blank Sou	urce Select bits			
	BCH and BCI	L bits in the LEI			and/or Fault inp	out signals (if e	nabled via th
	1001 <b>= Rese</b>	rved					
	•						
	• •						
	0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as	state blank so	ource			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st	I3H selected as I2H selected as I1H selected as ate blanking	state blank so state blank so	ource			
bit 7-6	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '	state blank so state blank so o'	burce burce			
bit 7-6 bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '( I:0>: PWMx Ch	state blank so state blank so o' op Clock Sour	burce burce rce Select bits			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab rved	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • 0100 = Rese 0011 = PWM 0010 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as	state blank so state blank so op Clock Sour ole and disable CHOP clock s CHOP clock s CHOP clock s	source source		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as I1H selected as I2H selected as	state blank so state blank so op Clock Sour- ole and disable cHOP clock so cHOP clock so cHOP clock so cHOP clock so	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	<ul> <li>state blank so</li> <li>state blank so</li> <li>op Clock Sour</li> <li>chOP clock so</li> <li>chopping Enso</li> <li>on is enabled</li> </ul>	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2 bit 1	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • • • • • • • • • • • • • • •	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as	CHOP clock so CHOP clock so Chopping En	source source source source source source CHOP clock so able bit		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	CHOP clock so CHOP clock so Chopping Ena	source source source source source source CHOP clock so able bit		outputs.	

# REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

## 22.2 CTMU Control Registers

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1									
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN <sup>(1)</sup>	CTTRIG		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_		—	_		<u> </u>		_		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 15 <b>CTMUEN:</b> CTMU Enable bit 1 = Module is enabled 0 = Module is disabled									
bit 14	Unimpleme	nted: Read as '0	3						
bit 13 CTMUSIDL: CTMU Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode									
bit 12	bit 12 TGEN: Time Generation Enable bit								

#### REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

	<ul> <li>1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.)</li> <li>0 = Software is used to trigger edges (manual set of EDGxSTAT)</li> </ul>
bit 10	EDGSEQEN: Edge Sequence Enable bit
	<ul> <li>1 = Edge 1 event must occur before Edge 2 event can occur</li> <li>0 = No edge sequence is needed</li> </ul>
bit 9	IDISSEN: Analog Current Source Control bit <sup>(1)</sup>
	<ul> <li>1 = Analog current source output is grounded</li> <li>0 = Analog current source output is not grounded</li> </ul>
bit 8	CTTRIG: ADC Trigger Control bit
	1 = CTMU triggers ADC start of conversion
	0 = CTMU does not trigger ADC start of conversion
bit 7-0	Unimplemented: Read as '0'

1 = Enables edge delay generation0 = Disables edge delay generation

**EDGEN:** Edge Enable bit

bit 11

**Note 1:** The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.


### 25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

#### 25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

#### FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

# 29.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

## 29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions	
SY00	Τρυ	Power-up Period	_	400	600	μS		
SY10	Tost	Oscillator Start-up Time		1024 Tosc			Tosc = OSC1 period	
SY12	Twdt	Watchdog Timer Time-out Period	0.81	0.98	1.22	ms	WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C	
			3.26	3.91	4.88	ms	WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS		
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS		
SY30	TBOR	BOR Pulse Width (low)	1	_		μS		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C	
SY36	TVREG	Voltage Regulator Standby-to-Active mode Transition Time	_	—	30	μS		
SY37	Toscdfrc	FRC Oscillator Start-up Delay	46	48	54	μS		
SY38	Toscdlprc	LPRC Oscillator Start-up Delay		—	70	μS		

# TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.





# TABLE 30-44:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHA	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP10	FscP	Maximum SCK1 Frequency		—	10	MHz	-40°C to +125°C (Note 3)
SP20	TscF	SCK1 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK1 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.


- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions			
Comparator AC Characteristics										
CM10	TRESP	Response Time <sup>(3)</sup>	—	19	—	ns	V+ input step of 100 mV V- input held at VDD/2			
CM11	Тмс2о∨	Comparator Mode Change to Output Valid	—	-	10	μs				
Compa	rator DC Ch	naracteristics								
CM30	VOFFSET	Comparator Offset Voltage	—	±10	40	mV				
CM31	VHYST	Input Hysteresis Voltage <sup>(3)</sup>	_	30	—	mV				
CM32	Trise/ Tfall	Comparator Output Rise/ Fall Time <sup>(3)</sup>	—	20	—	ns	1 pF load capacitance on input			
CM33	Vgain	Open-Loop Voltage Gain <sup>(3)</sup>	—	90	—	db				
CM34	VICM	Input Common-Mode Voltage	AVss	-	AVDD	V				
Op Am	p AC Chara	cteristics								
CM20	SR	Slew Rate <sup>(3)</sup>		9	_	V/µs	10 pF load			
CM21a	Рм	Phase Margin (Configuration A) <sup>(3,4)</sup>	_	55	—	Degree	G = 100V/V; 10 pF load			
CM21b	Рм	Phase Margin (Configuration B) <sup>(3,5)</sup>	_	40	_	Degree	G = 100V/V; 10 pF load			
CM22	Gм	Gain Margin <sup>(3)</sup>	—	20	_	db	G = 100V/V; 10 pF load			
CM23a	Gвw	Gain Bandwidth (Configuration A) <sup>(3,4)</sup>	_	10	—	MHz	10 pF load			
CM23b	GBW	Gain Bandwidth (Configuration B) <sup>(3,5)</sup>	—	6	—	MHz	10 pF load			

## TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.




#### FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)


# 32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


**FIGURE 32-1: VOH – 4x DRIVER PINS** VOH (V) -0.050 -0.045 3.6V -0.040 3.3V -0.035 3V -0.030 IOH(A) -0.025 -0.020 Absolute Maximum -0.015 -0.010 -0.005 0.000 0.50 1.00 2.00 2.50 3.00 3.50 0.00 1.50 4.00


## FIGURE 32-2: VOH – 8x DRIVER PINS





## FIGURE 32-4: Vol – 8x DRIVER PINS





#### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-153A Sheet 1 of 2