



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XE

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256mc204-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-6).

Program memory addresses are always word-aligned on the lower word and addresses are incremented, or decremented by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices reserve the addresses between 0x000000 and 0x000200 for hardcoded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1** "Interrupt Vector Table".





FIGURE 4-6: PROGRAM MEMORY ORGANIZATION





File Name Addr. IFS0 0800 IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC1 0822 IEC2 0824 IEC3 0826 IEC4 0828	U2TXIF U2TXIF U2TXIF PWM2IF U2TXIF U2	DMA1IF TXIF U2RXIF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Bit 13 AD1IF INT2IF — CTMUIF — —	Bit 12 U1TXIF T5IF — —	Bit 11 U1RXIF T4IF — —	Bit 10 SPI1IF OC4IF QEI1IF	Bit 9 SPI1EIF OC3IF —	Bit 8 T3IF DMA2IF	Bit 7 T2IF	Bit 6 OC2IF	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0822 IEC1 0822 IEC2 0826	2 U2TXIF 4 — 5 — 6 — 7 PWM2IF 7 — 10 JTAGIF 12 — 10 —	TXIF U2RXIF	INT2IF — — CTMUIF	T5IF —	T4IF — —	OC4IF	OC3IF	DMA2IF		OC2IF	IC2IF	DMA0IF	T1IF	OC1IE	IC1IF	INTOIF	
IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826			— — CTMUIF		_	_	_							00111	10111		0000
IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	i ii iii iiii iiiii iiiiii iiiiiiiiii iiiiiiiiiiiiiiii iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		— CTMUIF	—	_					—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	PWM2IF JTAGIF		CTMUIF			QEI1IF		—	_	IC4IF	IC3IF	DMA3IF	_	_	SPI2IF	SPI2EIF	0000
IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	PWM2IF JTAGIF	M2IF PWM1IF		_	_		PSEMIF	—	_	_	_	_	_	MI2C2IF	SI2C2IF	_	0000
IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF		_			—	_	—	_	_	_	_	CRCIF	U2EIF	U1EIF	_	0000
IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF	AGIF ICDIF	—	_	_	_	—	—	_	—	_	_	_	—	—	—	0000
IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	2 —	AGIF ICDIF		_	_	_	_	—	_	_	_	_	_	_	_	PWM3IF	0000
IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826)		_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC1 0822 IEC2 0824 IEC3 0826	-		_	_	_	_	_	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC2 0824 IEC3 0826		– DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC3 0826	2 U2TXIE	TXIE U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
	-		_	_	_	_	_	—	_	IC4IE	IC3IE	DMA3IE	_	_	SPI2IE	SPI2EIE	0000
IEC4 0828	;		_	_	_	QEI1IE	PSEMIE	—	_	_	_	_	_	MI2C2IE	SI2C2IE	_	0000
	- 1		CTMUIE	_	_	_	_	—	_	_	_	_	CRCIE	U2EIE	U1EIE	_	0000
IEC5 082A	PWM2IE	M2IE PWM1IE	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC6 082C	- 1		_	_	_	_	_	—	_	_	_	_	_	_	_	PWM3IE	0000
IEC8 0830	JTAGIE	AGIE ICDIE	—	-		_	_	—	_	_	-	-	_	_	_	_	0000
IEC9 0832	2 —		—	-		_	_	—	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0 0840) _		T1IP<2:0>			(OC1IP<2:0)>	_	IC1IP<2:0>			_	I	NT0IP<2:0>		4444
IPC1 0842	2 —		T2IP<2:0>			(OC2IP<2:0)>	_	IC2IP<2:0>		_	DMA0IP<2:0>		4444		
IPC2 0844	-	– u	J1RXIP<2:0	>		ŝ	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3 0846	;		—	-		D	MA1IP<2:	0>	_		AD1IP<2:0>		_	L	J1TXIP<2:0>		0444
IPC4 0848			CNIP<2:0>				CMIP<2:0	>	_		MI2C1IP<2:0	>	_	S	I2C1IP<2:0>		4444
IPC5 084A	· -		—	_	_	_	—	—	—	_	_	_	—	I	NT1IP<2:0>		0004
IPC6 084C	- 1		T4IP<2:0>			(OC4IP<2:0)>	_		OC3IP<2:0>		_	D	MA2IP<2:0>		4444
IPC7 084E	_	U	J2TXIP<2:0	>		L	J2RXIP<2:(0>	_		INT2IP<2:0>		_		T5IP<2:0>		4444
IPC8 0850) _		—	-		C	C1RXIP<2:	0>	_		SPI2IP<2:0>		_	S	PI2EIP<2:0>		0444
IPC9 0852	2 —		_	-			IC4IP<2:02	>	_		IC3IP<2:0>		_	D	MA3IP<2:0>		0444
IPC12 0858	- 1		_	_	_	N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	_	_	—	_	0440
IPC14 085C	- :		_	_	_	(QEI1IP<2:0)>	_		PSEMIP<2:0	>	_	_	—	_	0440
IPC16 0860)		CRCIP<2:0	>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	—	_	4440
IPC19 0866	; _		_	_	_		—	—			CTMUIP<2:0	>	_	_	_		0040
IPC23 086E		— F	WM2IP<2:0)>	_	Р	WM1IP<2:	0>	_		_	_	_	_	_	_	4400
IPC24 0870	-																T

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
-	—	—	—	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
_	_	_	_	LSTCH<3:0>							
bit 7							bit 0				
Legend:											
-	R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	1 as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 15-4	Unimplemen	ted: Read as '	0'								
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits							
	1111 = No DI 1110 = Rese	MA transfer has rved	s occurred sir	nce system Res	set						
	•										
	•										
	•										
	0100 = Reserved 0011 = Last data transfer was handled by Channel 3 0010 = Last data transfer was handled by Channel 2										
	0001 = Last data transfer was handled by Channel 1										

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0000 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ROON		ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾			
bit 15						•	bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_		_		_				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
n = Value at POR '1' = Bit is set				'0' = Bit is cle		x = Bit is unkr	iown			
bit 14	 1 = Reference oscillator output is enabled on the REFCLK pin⁽²⁾ 0 = Reference oscillator output is disabled Unimplemented: Read as '0' 									
bit 13	•									
	 1 = Reference oscillator output continues to run in Sleep 0 = Reference oscillator output is disabled in Sleep 									
bit 12	1 = Oscillator	-	as the refere	nce clock						
bit 11-8	1 = Oscillator crystal is used as the reference clock 0 = System clock is used as the reference clock RODIV<3:0>: Reference Oscillator Divider bits ⁽¹⁾ 1111 = Reference clock divided by 32,768 1100 = Reference clock divided by 16,384 1101 = Reference clock divided by 8,192 1100 = Reference clock divided by 4,096 1011 = Reference clock divided by 2,048 1010 = Reference clock divided by 512 1000 = Reference clock divided by 256 0111 = Reference clock divided by 228 0100 = Reference clock divided by 400 011 = Reference clock divided by 228 0100 = Reference clock divided by 400 011 = Reference clock divided by 400 010 = Reference clock divided by 400 011 = Reference clock divided by 400									
	0000 = Refer	ence clock	-							

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	_	_	_	_	_	_		
bit 15							bit		
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0		
_	-	_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾	PTGMD	_	_	_		
bit 7							bit		
Legend: R = Readab -n = Value a		W = Writable '1' = Bit is set		U = Unimplen '0' = Bit is clea	nented bit, read ared	l as '0' x = Bit is unkn	iown		
bit 15-5 bit 4	Unimplemented: Read as '0' DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit ⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit ⁽¹⁾ 1 = DMA3 module is disabled 0 = DMA3 module is disabled								
bit 3	PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled								
bit 2-0	Unimplement	ted: Read as '	0'						
Note 1: T	his single bit ena	ables and disal	oles all four DM	A channels.					

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP118R<5:0>					
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—		—	_	_	—	_	
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP118R<5:0>: Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP120R<5:0>					
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 16-8: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	x<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-0 **PDCx<15:0>:** PWMx Generator # Duty Cycle Value bits

REGISTER 16-9: PHASEx: PWMx PRIMARY PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 PHASEx<15:0>: PWMx Phase-Shift Value or Independent Time Base Period for the PWM Generator bits

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs

 If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
_		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0				
bit 15							bit 8				
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
		FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown				
bit 15-14	Unimpleme	ented: Read as '	0'								
bit 13-8	FBP<5:0>: FIFO Buffer Pointer bits										
	011111 = RB31 buffer										
	011110 = F	RB30 buffer									
	•										
	•										
	•										
	000001 = TRB1 buffer 000000 = TRB0 buffer										
bit 7-6	Unimpleme	ented: Read as '	0'								
bit 5-0	FNRB<5:0	>: FIFO Next Rea	ad Buffer Poir	iter bits							
	011111 = RB31 buffer										
	011110 = F	RB30 buffer									
	•										
	•										
	•										
		FRB1 buffer FRB0 buffer									

REGISTER 21-5: CxFIFO: ECANx FIFO STATUS REGISTER

NOTES:

REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGADD command.

REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTGL0<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTGL0<7:0>									
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the ${\tt PTGCTRL}$ Step command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

24.4 Step Commands and Format

TABLE 24-1: PTG STEP COMMAND FORMAT

Step Command Byte:		
	STEPx<7:0>	
CMD<3:0>		OPTION<3:0>
bit 7	bit 4 bit 3	bit 0

bit 7-4	CMD<3:0>	Step Command	Command Description
	0000	PTGCTRL	Execute control command as described by OPTION<3:0>.
	0001	PTGADD	Add contents of PTGADJ register to target register as described by OPTION<3:0>.
		PTGCOPY	Copy contents of PTGHOLD register to target register as described by OPTION<3:0>.
	001x	PTGSTRB	Copy the value contained in CMD<0>:OPTION<3:0> to the CH0SA<4:0> bits (AD1CHS0<4:0>).
	0100	PTGWHI	Wait for a low-to-high edge input from the selected PTG trigger input as described by OPTION<3:0>.
	0101	PTGWLO	Wait for a high-to-low edge input from the selected PTG trigger input as described by OPTION<3:0>.
	0110	Reserved	Reserved.
	0111	PTGIRQ	Generate individual interrupt request as described by OPTION3<:0>.
	100x	PTGTRIG	Generate individual trigger output as described by < <cmd<0>:OPTION<3:0>>.</cmd<0>
	101x	PTGJMP	Copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that Step queue.</cmd<0>
	110x	PTGJMPC0	PTGC0 = PTGC0LIM: Increment the Queue Pointer (PTGQPTR).
			$PTGC0 \neq PTGC0LIM$: Increment Counter 0 (PTGC0) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR), and jump to that Step queue</cmd<0>
	111x	PTGJMPC1	PTGC1 = PTGC1LIM: Increment the Queue Pointer (PTGQPTR).
			$PTGC1 \neq PTGC1LIM$: Increment Counter 1 (PTGC1) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR), and jump to that Step queue.</cmd<0>

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.


25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

REGISTER 27-1: DEVID: DEVICE ID REGISTER

	R = Read-Only bit			U = Unimplem			
bit 7							bit 0
			DEVID	<7:0> ⁽¹⁾			
R	R	R	R	R	R	R	R
bit 15							bit 8
			DEVID<	:15:8> ⁽¹⁾			
R	R	R	R	R	R	R	R
bit 23							bit 16
			DEVID<2	23:16>(1)			
R	R	R	R	R	R	R	R

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device ID values.

REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	<23:16> ⁽¹⁾			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVREV	<15:8>(1)			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVRE\	/<7:0> ⁽¹⁾			
bit 7							bit 0
Legend: R =	Read-only bit			U = Unimplem	nented bit		

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device revision values.




FIGURE 30-28: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 30.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.


Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽⁴⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 3: Refer to the "Pin Diagrams" section for 5V tolerant pins.
 - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

Section Name	Update Description
Cover Section	 Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	 Corrects address range from 0x2FFF to 0x7FFF
	Corrects DSRPAG and DSWPAG (now 3 hex digits)
	Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program	Corrects descriptions of NVM registers
Memory"	
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	 Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	 Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module	
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X	
Devices Only)"	
Section 19.0 "Inter- Integrated Circuit™ (I ² C™)"	 Adds note to clarify that 100kbit/sec operation of I²C is not possible at high processor speeds
Section 22.0 "Charge Time	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Measurement Unit (CTMU)"	
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	 Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	 Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	 Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High- Temperature Electrical Characteristics"	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)