

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256mc204t-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Pin Diagrams (Continued)



# Pin Diagrams (Continued)





#### FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X AND PIC24EP128GP/MC20X DEVICES

TABLE 4	-1:	CPU C	ORE RE	GISTE	R MAP F	OR dsF	PIC33EP	XXXMC	20X/50X	AND d	sPIC33I	EPXXX	GP50X	DEVICE	S ONL	(CON	TINUE	D)
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	VAR	_	US<	1:0>	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_		BWM	<3:0>			YWM<	:3:0>			XWM<	3:0>		0000
XMODSRT	0048		XMODSRT<15:0> — 0000															
XMODEND	004A							XMC	DEND<15:0	)>							_	0001
YMODSRT	004C							YMC	DSRT<15:0	>								0000
YMODEND	004E							YMC	DEND<15:0	)>								0001
XBREV	0050	BREN							XBF	REV<14:0>								0000
DISICNT	0052	_	— — DISICNT<13:0> 0000															
TBLPAG	0054		_	_	_	_	_	_	_				TBLPA	G<7:0>				0000
MSTRPR	0058		MSTRPR<15:0> 0000															

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

# TABLE 4-20: ADC1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1 Data B	uffer 0								xxxx
ADC1BUF1	0302								ADC1 Data B	uffer 1								xxxx
ADC1BUF2	0304								ADC1 Data B	uffer 2								xxxx
ADC1BUF3	0306								ADC1 Data B	uffer 3								xxxx
ADC1BUF4	0308								ADC1 Data B	uffer 4								xxxx
ADC1BUF5	030A								ADC1 Data B	uffer 5								xxxx
ADC1BUF6	030C								ADC1 Data B	uffer 6								xxxx
ADC1BUF7	030E								ADC1 Data B	uffer 7								xxxx
ADC1BUF8	0310								ADC1 Data B	uffer 8								xxxx
ADC1BUF9	0312								ADC1 Data B	uffer 9								xxxx
ADC1BUFA	0314								ADC1 Data Bu	uffer 10								xxxx
ADC1BUFB	0316								ADC1 Data Bu	uffer 11								xxxx
ADC1BUFC	0318								ADC1 Data Bu	uffer 12								xxxx
ADC1BUFD	031A								ADC1 Data Bu	uffer 13								xxxx
ADC1BUFE	031C								ADC1 Data Bu	uffer 14								xxxx
ADC1BUFF	031E								ADC1 Data Bu	uffer 15								xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>		SSRC<2:0	>	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0	>	—		CSCNA	CHP	S<1:0>	BUFS			SMPI<4:0>	>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	—		-	SAMC<4:0	>	_		-		ADCS	<7:0>				0000
AD1CHS123	0326	_	—	—	—		CH123N	NB<1:0>	CH123SB	—	—		—	—	CH123N	A<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	—	—		-	CH0SB<4:0	>	_	CH0NA	—			C	H0SA<4:0	>		0000
AD1CSSH	032E	CSS31	CSS30	—	—	—	CSS26	CSS25	CSS24	—			—	—	—	—	—	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	-	-	-	—	—	_	ADDMAEN	—	—	—	—	—	D	MABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-24: CRC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	it 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 6							Bit 0	All Resets				
CRCCON1	0640	CRCEN	—	CSIDL		V	WORD<4:(	)>		CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	-	—	0000
CRCCON2	0642	_	_	_		D	WIDTH<4:0	)>		_	_	_		F	PLEN<4:0>			0000
CRCXORL	0644		X<15:1>0000									0000						
CRCXORH	0646								X	<31:16>								0000
CRCDATL	0648								CRC Data	Input Low V	Vord							0000
CRCDATH	064A								CRC Data	Input High \	Nord							0000
CRCWDATL	064C		CRC Result Low Word 0000									0000						
CRCWDATH	064E		CRC Result High Word 0000									0000						

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the programmable CRC module.

# TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC202/502 AND PIC24EPXXXGP/MC202 DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
RPOR0	0680	_	—		RP35R<5:0>						—	RP20R<5:0> 07							
RPOR1	0682	_	_		RP37R<5:0>					—	_	RP36R<5:0> 01							
RPOR2	0684	_	_		RP39R<5:0>					—	_	RP38R<5:0>						0000	
RPOR3	0686	_	_		RP41R<5:0>					—	_	RP40R<5:0>					0000		
RPOR4	0688	_	—		RP43R<5:0>					_	_			RP42F	२<5:0>			0000	

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-26: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC203/503 AND PIC24EPXXXGP/MC203 DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	—	_		RP35R<5:0>					_	_			RP20	R<5:0>			0000
RPOR1	0682	_	_			RP37	२<5:0>			_	_			RP36	२<5:0>			0000
RPOR2	0684	_	_			RP39	२<5:0>			_	_			RP38	२<5:0>			0000
RPOR3	0686	_	_			RP41	२<5:0>			_	_			RP40	२<5:0>			0000
RPOR4	0688	_	_		RP43R<5:0> — — RP42R<5:0>							0000						
RPOR5	068A	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
RPOR6	068C			-	—	_		—			_			RP56	R<5:0>			0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

				(,								
R/SO-0 <sup>(1</sup>	<sup>)</sup> R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0	U-0	U-0	U-0	U-0					
WR	WREN	WRERR	NVMSIDL <sup>(2)</sup>			—	—					
bit 15							bit 8					
U-0	U-0	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>					
	—	—		NVMOP3 <sup>(3,4)</sup>	NVMOP2 <sup>(3,4)</sup>	NVMOP1 <sup>(3,4)</sup>	NVMOP0 <sup>(3,4)</sup>					
bit 7							bit 0					
						_						
Legend:		SO = Settab	le Only bit									
R = Reada	ble bit	W = Writable	e bit	U = Unimplem	ented bit, read	as '0'						
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is clea	ired	x = Bit is unkn	iown					
bit 15	WR: Write Co 1 = Initiates a cleared by 0 = Program	ntrol bit <sup>(1)</sup> a Flash memo y hardware o or erase oper	ory program or nce the operati ation is comple	erase operation on is complete ate and inactive	on; the operatio	n is self-timed	and the bit is					
bit 14	WREN: Write 1 = Enables F 0 = Inhibits Fl	WREN: Write Enable bit <sup>(1)</sup> 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations										
bit 13	WRERR: Writ 1 = An improp on any se 0 = The progr	<ul> <li>WRERR: Write Sequence Error Flag bit<sup>(1)</sup></li> <li>1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)</li> <li>0 = The program or erase operation completed normally</li> </ul>										
bit 12	NVMSIDL: N\ 1 = Flash volt 0 = Flash volt	/M Stop in Idl age regulator age regulator	e Control bit <sup>(2)</sup> goes into Star is active durin	ndby mode duri g Idle mode	ng Idle mode							
bit 11-4	Unimplement	ted: Read as	'0'	-								
bit 3-0	Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits <sup>(1,3,4)</sup> 1111 = Reserved 1100 = Reserved 1001 = Reserved 1010 = Reserved 1010 = Reserved 1010 = Reserved 0011 = Memory page erase operation 0010 = Reserved 0001 = Memory double-word program operation <sup>(5)</sup> 0000 = Reserved											
Note 1: 2: 3: 4: 5:	These bits can only If this bit is set, the (TVREG) before Fla All other combination Execution of the PV Two adjacent word	/ be reset on a re will be mini sh memory be ons of NVMO wrsav instruc s on a 4-word	a POR. mal power sav ecomes operat P<3:0> are uni tion is ignored I boundary are	rings (IIDLE) and ional. implemented. while any of the programmed d	d upon exiting lo e NVM operatio uring execution	the mode, there ns are in progra	is a delay ess. on.					

# REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
GIE	DISI	SWTRAP		_	_	_	—				
bit 15				·			bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
		_	_	—	INT2EP	INT1EP	INT0EP				
bit 7							bit 0				
Legend:	L:1		L:1			(0)					
R = Readable	DIT	vv = vvritable	DIT		mented bit, read	as '0'					
-n = value at I	POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unkr	nown				
hit 15		ntorrunt Enable	, hit								
DIL 15		1 = Interrupts and associated IE bits are enabled									
	1 = Interrupts and associated IE bits are enabled 0 = Interrupts are disabled, but traps are still enabled										
bit 14	DISI: DISI Ir	nstruction Statu	s bit								
	1 = DISI ins	truction is activ	e								
	0 = DISI <b>ins</b> i	truction is not a	ictive								
bit 13	SWTRAP: So	oftware Trap St	atus bit								
	1 = Software	trap is enabled	4								
hit 12-3		ted. Read as '	 								
bit 2	INT2FP: Exte	ernal Interrupt 2	∘ PEdge Detect	Polarity Selec	et bit						
	1 = Interrupt	on negative ed	ae								
	0 = Interrupt	on positive edg	le								
bit 1	INT1EP: Exte	ernal Interrupt ?	Edge Detect	Polarity Selec	ct bit						
	1 = Interrupt	on negative ed	ge								
	0 = Interrupt	on positive edg	e								
bit 0	INTOEP: Exte	ernal Interrupt (	) Edge Detect	Polarity Selec	ct bit						
	$\perp$ = interrupt	on negative ed	ye Ie								

#### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		AMODE1	AMODE0			MODE1	MODE0
bit 7							bit 0
Legend:			,			(0)	
R = Readable	bit	W = Writable	bit		mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		$0^{\prime}$ = Bit is cle	eared	x = Bit is unkn	IOWN
bit 15		Channel Enabl	o hit				
bit 15	1 = Channel	is enabled					
	0 = Channel	is disabled					
bit 14	SIZE: DMA D	ata Transfer Si	ze bit				
	1 = Byte						
	0 = Word						
bit 13	DIR: DMA Tra	ansfer Direction	) bit (source/d	estination bus	select)		
	1 = Reads from  0 = Reads from  1	om RAM addre	ddress. writes to p	s to RAM addr	ess ess		
bit 12	HALF: DMA	Block Transfer	Interrupt Sele	ct bit			
	1 = Initiates i	nterrupt when I	nalf of the dat	a has been mo	oved		
	0 = Initiates i	nterrupt when a	all of the data	has been mov	ved		
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit			
	1 = Null data	write to periph	eral in additio	n to RAM write	e (DIR bit must a	also be clear)	
bit 10-6	Unimplemen	ted: Read as '	ר'				
bit 5-4	AMODE<1:0	: DMA Channe	el Addressina	Mode Select	bits		
	11 = Reserve	ed					
	10 = Peripher	ral Indirect Add	ressing mode				
	01 = Register	Indirect withou	ut Post-Increm	nent mode			
hit 3 2		tod: Pood as '	ost-incremen	tmode			
bit $1_0$		DMA Channel	Operating Mc	nda Salact hits			
bit 1-0	11 = One-Sh	ot. Pina-Pona r	nodes are en	abled (one blo	ck transfer from	/to each DMA b	ouffer)
	10 = Continue	ous, Ping-Pong	modes are e	nabled			
	01 = One-Sho	ot, Ping-Pong r	nodes are dis	abled			
		ous, Ping-Pong	modes are d	ISADIEO			

## REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD <sup>(1)</sup>	PWMMD <sup>(1)</sup>	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD <sup>(2)</sup>	AD1MD
bit 7		·				· · · · · ·	bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	T5MD: Timer	5 Module Disab	le bit				
	1 = Timer5 mo	odule is disable	d				
	0 = Timer5 m	odule is enable	d				
bit 14	T4MD: Timer4	4 Module Disab	le bit				
	$\perp$ = Timer4 mo	odule is disable odule is enable	d				
bit 13	T3MD: Timer?	3 Module Disab	le hit				
Sit 10	1 = Timer3 model =	odule is disable	d				
	0 = Timer3 m	odule is enable	d				
bit 12	T2MD: Timer2	2 Module Disab	le bit				
	1 = Timer2 m	odule is disable	d				
	0 = Timer2 model model model = Timer2 model = Tim	odule is enable	d				
bit 11	T1MD: Timer1	1 Module Disab	le bit				
	1 = 1  imer 1 model	odule is disable odule is enable	d d				
bit 10		1 Module Disal	nle hit(1)				
bit 10	$1 = QEI1 \mod 1$	lule is disabled					
	0 = QEI1 mod	lule is enabled					
bit 9	PWMMD: PW	/M Module Disa	ıble bit <sup>(1)</sup>				
	1 = PWM mod	dule is disabled					
	0 = PWM mod	dule is enabled					
bit 8	Unimplement	ted: Read as 'o	)'				
bit 7	12C1MD: 12C1	1 Module Disab	le bit				
	$1 = 12C1 \mod 0 = 12C1 \mod 0$	ule is disabled					
bit 6		2 Module Disa	ole hit				
bit 0	1 = UART2 m	odule is disable	ed				
	0 = UART2 m	odule is enable	d				
bit 5	U1MD: UART	1 Module Disal	ole bit				
	1 = UART1 m	odule is disable	ed				
	0 = UART1 m	odule is enable	d				
bit 4	SPI2MD: SPI2	2 Module Disab	le bit				
	$\perp = SP12 \mod 0 = SP12 \mod 1$	ule is disabled					

# REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

INE OID LEN	10-5. I MD5						
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	—	—	—	—	CMPMD	—	—
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
CRCMD	—	—	—	—	—	I2C2MD	—
bit 7		•				•	bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-11	Unimplement	ted: Read as 'o	)'				

# REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 10	CMPMD: Comparator Module Disable bit
	1 = Comparator module is disabled
	0 = Comparator module is enabled
bit 9-8	Unimplemented: Read as '0'
bit 7	CRCMD: CRC Module Disable bit
	1 = CRC module is disabled
	0 = CRC module is enabled
bit 6-2	Unimplemented: Read as '0'
bit 1	I2C2MD: I2C2 Module Disable bit
	1 = I2C2 module is disabled
	0 = I2C2 module is enabled
bit 0	Unimplemented: Read as '0'

#### REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—	—
						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
	—	—	REFOMD	CTMUMD	—	—
		•	•			bit 0
	U-0 — U-0 —	U-0 U-0 — — U-0 U-0 — —	U-0 U-0 U-0 — — — — U-0 U-0 U-0 — — — —	U-0 U-0 U-0 U-0 	U-0         U-0         U-0         U-0           -         -         -         -         -           U-0         U-0         U-0         U-0         -           U-0         U-0         U-0         R/W-0         R/W-0           -         -         -         REFOMD         CTMUMD	U-0         U-0         U-0         U-0         U-0           -         -         -         -         -         -           U-0         U-0         U-0         U-0         U-0         -           U-0         U-0         U-0         R/W-0         U-0         -           U-0         U-0         R/W-0         R/W-0         U-0           -         -         -         REFOMD         CTMUMD         -

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	<b>REFOMD:</b> Reference Clock Module Disable bit
	1 = Reference clock module is disabled
	0 = Reference clock module is enabled
bit 2	CTMUMD: CTMU Module Disable bit
	1 = CTMU module is disabled
	0 = CTMU module is enabled
bit 1-0	Unimplemented: Read as '0'

 $\ensuremath{\textcircled{}^\circ}$  2011-2013 Microchip Technology Inc.

#### 11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

#### FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



#### 11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

#### TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
C1TX <sup>(2)</sup>	001110	RPn tied to CAN1 Transmit
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1 <sup>(1)</sup>	101101	RPn tied to PWM Primary Time Base Sync Output
QEI1CCMP <sup>(1)</sup>	101111	RPn tied to QEI 1 Counter Comparator Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

## REGISTER 17-7: VEL1CNT: VELOCITY COUNTER 1 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<15:8>			
bit 15 bit 8							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 VELCNT<15:0>: Velocity Counter bits

## REGISTER 17-8: INDX1CNTH: INDEX COUNTER 1 HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCN	T<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCN	T<23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

#### REGISTER 17-9: INDX1CNTL: INDEX COUNTER 1 LOW WORD REGISTER

'1' = Bit is set

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit		U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

-n = Value at POR

x = Bit is unknown

# REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BP	<3:0>			F6BI	><3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F5BP<3:0>				F4BP<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-12 <b>F7BP&lt;3:0&gt;:</b> RX Buffer Mask for Filter 7 bits								

1110 = Filter hits received in RX Buffer 14
•
•
0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0
F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>)
F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>)
F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>)

## REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BF	P<3:0>			F10B	P<3:0>		
bit 15							bit 8	
R/W_0	R/M-0	R/M/-0	R/M-0	R/\\/_0	R/W/-0	R/M/-0	R/\/_0	
F9BP<3:0>			10,00-0	F8B	P<3:0>	1477-0		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimpler	nented bit, rea	d as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	x = Bit is unknown	
bit 15-12	F11BP<3:0> 1111 = Filter 1110 = Filter • • • 0001 = Filter 0000 = Filter	RX Buffer Mar hits received ir hits received ir hits received ir hits received ir	sk for Filter 1 n RX FIFO bu n RX Buffer 1 n RX Buffer 1 n RX Buffer 0	1 bits iffer 4				
bit 11-8 bit 7-4	bit 11-8F10BP<3:0>: RX Buffer Mask for Filter 10 bits (same values as bits<15:12>)bit 7-4F9BP<3:0>: RX Buffer Mask for Filter 9 bits (same values as bits<15:12>)							
bit 3-0	F8BP<3:0>:	F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits<15:12>)						

© 2011-2013 Microchip Technology Inc.

NOTES:

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a\in\{b,c,d\}$	a is selected from the set of values b, c, d
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register $\in$ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in$ {0255}
lit10	10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal $\in$ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal $\in$ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register $\in$ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }

#### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS



#### FIGURE 30-13: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

# TABLE 30-32: QEI INDEX PULSE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Max.	Units	Conditions
TQ50	TqiL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>
TQ51	TqiH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)	3 TCY	—	ns	

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on the falling edge.



#### FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS



#### FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

# 31.1 High-Temperature DC Characteristics

## TABLE 31-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS		
Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X		
HDC5	3.0 to 3.6V <sup>(1)</sup>	-40°C to +150°C	40		

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

#### TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High-Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	Pint + Pi/o			W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJA			W

#### TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	CTERISTIC	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Parameter No.	Symbol	Characteristic	Min	Тур	Max Units Cond		Conditions	
Operating Voltage								
HDC10	Supply Voltage							
	Vdd	_	3.0	3.3	3.6	V	-40°C to +150°C	