



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 32KB (10.7K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32gp502-h-ss |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

| FA | MIL | ES | | | | | | | | | | | _ | _ | _ | _ | | | _ | _ | |
|-------------------|--------------------------------|-------------------------------|--------------|----------------------|---------------|----------------|--|------------------------------|--------|--------------------|------------------|------------------------------------|------|----------------------|------------------------------|---------------------|------|-----|----------|-----------|--------------------------------|
| | () | es) | | | | Rei | mappa | ble P | eriphe | erals | | | | | - | | | | | | |
| Device | Page Erase Size (Instructions) | Program Flash Memory (Kbytes) | RAM (Kbytes) | 16-Bit/32-Bit Timers | Input Capture | Output Compare | Motor Control PWM ⁽⁴⁾ (Channels) | Quadrature Encoder Interface | UART | SPI ⁽²⁾ | ECAN™ Technology | External Interrupts ⁽³⁾ | I²C™ | CRC Generator | 10-Bit/12-Bit ADC (Channels) | Op Amps/Comparators | CTMU | PTG | I/O Pins | Pins | Packages |
| PIC24EP32MC202 | 512 | 32 | 4 | | | | | | | | | | | | | | | | | | |
| PIC24EP64MC202 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | SPDIP, |
| PIC24EP128MC202 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 6 | 2/3(1) | Yes | Yes | 21 | 28 | SOIC, SSOP ⁽⁵⁾ , |
| PIC24EP256MC202 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | | | QFN-S |
| PIC24EP512MC202 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| PIC24EP32MC203 | 512 | 32 | 4 | - | | | <u> </u> | , | 6 | 6 | | <u> </u> | 6 | | _ | | v | ~ | 0- | |) (T) A |
| PIC24EP64MC203 | 1024 | 64 | 8 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 8 | 3/4 | Yes | Yes | 25 | 36 | VTLA |
| PIC24EP32MC204 | 512 | 32 | 4 | | | | | | | | | | | | | | | 1 | | | |
| PIC24EP64MC204 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | VTLA ⁽⁵⁾ , |
| PIC24EP128MC204 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 9 | 3/4 | Yes | Yes | 35 | 44/ 48 | TQFP, QFN, |
| PIC24EP256MC204 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | | 40 | UQFN |
| PIC24EP512MC204 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| PIC24EP64MC206 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | |
| PIC24EP128MC206 | 1024 | 128 | 16 | F | 4 | | 6 | 4 | 2 | 2 | | 2 | 2 | 1 | 10 | 2/4 | Vaa | Vaa | 50 | 64 | TQFP, |
| PIC24EP256MC206 | 1024 | 256 | 32 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 16 | 3/4 | Yes | Yes | 53 | 64 | QFN |
| PIC24EP512MC206 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP32MC202 | 512 | 32 | 4 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP64MC202 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | SPDIP, |
| dsPIC33EP128MC202 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 6 | 2/3 (1) | Yes | Yes | 21 | 28 | SOIC, SSOP ⁽⁵⁾ , |
| dsPIC33EP256MC202 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | | | QFN-S |
| dsPIC33EP512MC202 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP32MC203 | 512 | 32 | 4 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | | 3 | 2 | 1 | 8 | 3/4 | Yes | Yes | 25 | 36 | VTLA |
| dsPIC33EP64MC203 | 1024 | 64 | 8 | э | 4 | 4 | 0 | - | 2 | 2 | | ა | 2 | I | 0 | 3/4 | res | tes | 25 | 30 | VILA |
| dsPIC33EP32MC204 | 512 | 32 | 4 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP64MC204 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | VTLA ⁽⁵⁾ , |
| dsPIC33EP128MC204 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | — | 3 | 2 | 1 | 9 | 3/4 | Yes | Yes | 35 | 44/ 48 | TQFP, QFN, |
| dsPIC33EP256MC204 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | | | UQFN |
| dsPIC33EP512MC204 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP64MC206 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP128MC206 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | _ | 3 | 2 | 1 | 16 | 3/4 | Yes | Yes | 53 | 64 | TQFP, |
| dsPIC33EP256MC206 | 1024 | 256 | 32 | 5 | + | 1 | 0 | 1 | 2 | 2 | | 5 | 2 | · · | 10 | 5/4 | 165 | 163 | 55 | 04 | QFN |
| dsPIC33EP512MC206 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP32MC502 | 512 | 32 | 4 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP64MC502 | 1024 | 64 | 8 | | | | | | | | | | | | | | | | | | SPDIP, SOIC, |
| dsPIC33EP128MC502 | 1024 | 128 | 16 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | 1 | 3 | 2 | 1 | 6 | 2/3(1) | Yes | Yes | 21 | 28 | SOIC, SSOP ⁽⁵⁾ , |
| dsPIC33EP256MC502 | 1024 | 256 | 32 | | | | | | | | | | | | | | | | | | QFN-S |
| dsPIC33EP512MC502 | 1024 | 512 | 48 | | | | | | | | | | | | | | | | | | |
| dsPIC33EP32MC503 | 512 | 32 | 4 | 5 | 4 | 4 | 6 | 1 | 2 | 2 | 1 | 3 | 2 | 1 | 8 | 3/4 | Yes | Yes | 25 | 36 | VTLA |
| dsPIC33EP64MC503 | 1024 | 64 | 8 | ~ | | | | | _ | _ | | | _ | | Ĵ | <i></i> | | | | | |

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details. 2: Only SPI2 is remappable.

3: INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

FIGURE 4-4: PROGRAM MEMORY MAP FOR dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X AND PIC24EP256GP/MC20X DEVICES



Note: Memory areas are not shown to scale.

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|------------|--------|--------|--------|------------|--------|-------|--------|-------------|--------|--------|----------|-------------|---------------|---------------|
| IFS0 | 0800 | _ | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1IF | SPI1EIF | T3IF | T2IF | OC2IF | IC2IF | DMA0IF | T1IF | OC1IF | IC1IF | INTOIF | 0000 |
| IFS1 | 0802 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF | _ | _ | _ | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0804 | _ | _ | _ | _ | — | | _ | — | _ | IC4IF | IC3IF | DMA3IF | C1IF | C1RXIF | SPI2IF | SPI2EIF | 0000 |
| IFS3 | 0806 | _ | _ | _ | _ | — | | _ | — | _ | _ | _ | — | _ | MI2C2IF | SI2C2IF | — | 0000 |
| IFS4 | 0808 | _ | _ | CTMUIF | _ | — | | _ | — | _ | C1TXIF | _ | — | CRCIF | U2EIF | U1EIF | — | 0000 |
| IFS6 | 080C | _ | _ | _ | _ | — | | _ | — | _ | _ | _ | — | _ | — | _ | PWM3IF | 0000 |
| IFS8 | 0810 | JTAGIF | ICDIF | — | _ | — | | _ | — | _ | _ | _ | — | _ | — | _ | — | 0000 |
| IFS9 | 0812 | | | _ | _ | _ | _ | _ | _ | _ | PTG3IF | PTG2IF | PTG1IF | PTG0IF | PTGWDTIF | PTGSTEPIF | _ | 0000 |
| IEC0 | 0820 | | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPI1EIE | T3IE | T2IE | OC2IE | IC2IE | DMA0IE | T1IE | OC1IE | IC1IE | INT0IE | 0000 |
| IEC1 | 0822 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | _ | _ | _ | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 0000 |
| IEC2 | 0824 | | | _ | _ | _ | _ | _ | _ | _ | IC4IE | IC3IE | DMA3IE | C1IE | C1RXIE | SPI2IE | SPI2EIE | 0000 |
| IEC3 | 0826 | _ | _ | — | — | | _ | | _ | _ | _ | | | — | MI2C2IE | SI2C2IE | _ | 0000 |
| IEC4 | 0828 | _ | _ | CTMUIE | — | | | | _ | — | C1TXIE | | | CRCIE | U2EIE | U1EIE | | 0000 |
| IEC8 | 0830 | JTAGIE | ICDIE | — | — | | _ | | _ | _ | _ | | | — | _ | _ | _ | 0000 |
| IEC9 | 0832 | _ | _ | — | — | | _ | | _ | _ | PTG3IE | PTG2IE | PTG1IE | PTG0IE | PTGWDTIE | PTGSTEPIE | _ | 0000 |
| IPC0 | 0840 | | | T1IP<2:0> | > | _ | (| OC1IP<2:0 | > | _ | | IC1IP<2:0> | | _ | | NT0IP<2:0> | | 4444 |
| IPC1 | 0842 | | | T2IP<2:0> | > | _ | (| C2IP<2:0 | > | _ | | IC2IP<2:0> | | _ | D | MA0IP<2:0> | | 4444 |
| IPC2 | 0844 | | ι | J1RXIP<2:0 | 0> | _ | Ş | SPI1IP<2:0 |)> | _ | | SPI1EIP<2:0 | > | _ | | T3IP<2:0> | | 4444 |
| IPC3 | 0846 | | | _ | _ | _ | C | MA1IP<2: | 0> | _ | | AD1IP<2:0> | | _ | U | J1TXIP<2:0> | | 0444 |
| IPC4 | 0848 | | | CNIP<2:0 | > | _ | | CMIP<2:0 | > | _ | | WI2C1IP<2:0 | > | _ | S | I2C1IP<2:0> | | 4444 |
| IPC5 | 084A | | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | NT1IP<2:0> | | 0004 |
| IPC6 | 084C | | | T4IP<2:0> | > | _ | (| C4IP<2:0 | > | _ | | OC3IP<2:0> | | _ | D | MA2IP<2:0> | | 4444 |
| IPC7 | 084E | | ι | U2TXIP<2:(|)> | _ | L | I2RXIP<2: | 0> | _ | | INT2IP<2:0> | • | _ | | T5IP<2:0> | | 4444 |
| IPC8 | 0850 | | | C1IP<2:0> | > | _ | C | 1RXIP<2: | 0> | _ | | SPI2IP<2:0> | • | _ | S | PI2EIP<2:0> | | 4444 |
| IPC9 | 0852 | _ | _ | _ | _ | _ | | IC4IP<2:0 | > | _ | | IC3IP<2:0> | | _ | D | MA3IP<2:0> | | 0444 |
| IPC11 | 0856 | _ | _ | _ | _ | _ | | _ | — | _ | _ | _ | — | _ | _ | _ | _ | 0000 |
| IPC12 | 0858 | _ | _ | _ | _ | _ | N | II2C2IP<2: | 0> | _ | | SI2C2IP<2:0 | > | _ | _ | _ | _ | 0440 |
| IPC16 | 0860 | _ | | CRCIP<2:0 |)> | _ | | U2EIP<2:0 | > | _ | | U1EIP<2:0> | | _ | _ | _ | _ | 4440 |
| IPC17 | 0862 | _ | _ | _ | _ | _ | C | 1TXIP<2: |)> | _ | _ | _ | — | _ | _ | _ | _ | 0400 |
| IPC19 | 0866 | _ | _ | — | _ | _ | | _ | — | _ | | CTMUIP<2:0 | > | _ | — | | | 0040 |
| IPC35 | 0886 | _ | | JTAGIP<2:0 |)> | _ | | ICDIP<2:0 | > | _ | _ | _ | _ | _ | — | _ | _ | 4400 |
| IPC36 | 0888 | _ | F | PTG0IP<2: | 0> | — | PT | GWDTIP< | 2:0> | _ | PT | GSTEPIP<2 | :0> | _ | _ | _ | _ | 4440 |
| IPC37 | 088A | _ | _ | _ | _ | _ | F | TG3IP<2: |)> | _ | | PTG2IP<2:0 | > | _ | Р | TG1IP<2:0> | | 0444 |

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--|--|--|--|-----------------------------------|--------------------------|-----------------------------|------|
| | _ | _ | _ | _ | _ | _ | _ |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| _ | - | _ | DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾ | PTGMD | _ | _ | _ |
| bit 7 | | | | | | | bit |
| Legend: R = Readab -n = Value a | | W = Writable '1' = Bit is set | | U = Unimplen '0' = Bit is clea | nented bit, read ared | l as '0' x = Bit is unkn | iown |
| bit 15-5 bit 4 | DMA0MD: DN 1 = DMA0 mo 0 = DMA0 mo DMA1MD: DN 1 = DMA1 mo 0 = DMA1 mo DMA2MD: DN 1 = DMA2 mo 0 = DMA2 mo DMA3MD: DN 1 = DMA3 mo 0 = DMA3 mo | ted: Read as ' MA0 Module Di odule is disable odule is enable MA1 Module Di odule is disable MA2 Module Di odule is disable odule is enable MA3 Module Di odule is disable odule is disable | sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d | | | | |
| bit 3 | | Module Disat ule is disabled ule is enabled | ole bit | | | | |
| bit 2-0 | Unimplement | ted: Read as ' | 0' | | | | |
| Note 1: T | his single bit ena | ables and disal | oles all four DM | A channels. | | | |

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 30-11 for the maximum VIH specification for each pin.

11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP, as shown in Example 11-1.

11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the Change Notification (CN) functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source or sink source connected to the pin and eliminate the need for external resistors when push button, or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

| Note: | Pull-ups and pull-downs on Change Noti- |
|-------|--|
| | fication pins should always be disabled |
| | when the port pin is configured as a digital |
| | output. |

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

| MOV | 0xFF00, W0 | ; Configure PORTB<15:8> |
|------|------------|-------------------------|
| | | ; as inputs |
| MOV | W0, TRISB | ; and PORTB<7:0> |
| | | ; as outputs |
| NOP | | ; Delay 1 cycle |
| BTSS | PORTB, #13 | ; Next Instruction |
| | | |

REGISTER 16-13: IOCONX: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit
 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
 0 = PWMxH and PWMxL pins are mapped to their respective pins
 bit 0 OSYNC: Output Override Synchronization bit
 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx period boundary
 - 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|------------------|-----------------|---------------------------------------|--|---|---|
| | | QEIG | EC<31:24> | | | |
| | | | | | | bit 8 |
| | DAMO | | | | DAMO | |
| R/W-U | R/W-0 | | | R/W-U | R/W-U | R/W-0 |
| | | QEIGE | EC<23:16> | | | |
| | | | | | | bit (|
| | | | | | | |
| | W = Writable bi | t | U = Unimplem | nented bit, rea | d as '0' | |
| २ | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | iown |
| | R/W-0 | W = Writable bi | R/W-0 R/W-0 QEIGI W = Writable bit | R/W-0 R/W-0 R/W-0 QEIGEC<23:16> W = Writable bit U = Unimplem | R/W-0 R/W-0 R/W-0 QEIGEC<23:16> W = Writable bit U = Unimplemented bit, real | R/W-0 R/W-0 R/W-0 R/W-0 QEIGEC<23:16> U = Unimplemented bit, read as '0' |

REGISTER 17-15: QEI1GECH: QEI1 GREATER THAN OR EQUAL COMPARE HIGH WORD REGISTER

bit 15-0 QEIGEC<31:16>: High Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

REGISTER 17-16: QEI1GECL: QEI1 GREATER THAN OR EQUAL COMPARE LOW WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|------------------------------------|-------|--------------|-------|---|-----------------|----------|-------|--|--|
| | | | QEIGE | C<15:8> | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | QEIG | EC<7:0> | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readable I | bit | W = Writable | bit | U = Unimpler | nented bit, rea | d as '0' | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cleared x = Bit is unknown | | | | | |

bit 15-0 QEIGEC<15:0>: Low Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 17-17: INT1TMRH: INTERVAL 1 TIMER HIGH WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
| | | | INTTM | R<31:24> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | INTTM | R<23:16> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimplem | nented bit, rea | d as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

REGISTER 17-18: INT1TMRL: INTERVAL 1 TIMER LOW WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
| | | | INTTM | IR<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | INTT | /IR<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | bit | W = Writable b | bit | U = Unimpler | nented bit, rea | d as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

18.3 SPIx Control Registers

R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 SPIEN SPISIDL SPIBEC<2:0> _____ bit 15 R/W-0 R/W-0 R/W-0 R/C-0, HS R/W-0 R/W-0 R-0, HS, HC R-0, HS, HC SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF bit 7 Legend: C = Clearable bit HS = Hardware Settable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables the module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables the module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues the module operation when device enters Idle mode 0 = Continues the module operation in Idle mode bit 12-11 Unimplemented: Read as '0' bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPIx transfers that are pending. Slave mode: Number of SPIx transfers that are unread. SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) bit 7 1 = SPIx Shift register is empty and Ready-To-Send or receive the data 0 = SPIx Shift register is not empty bit 6 SPIROV: SPIx Receive Overflow Flag bit

REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

1 = A new byte/word is completely received and discarded; the user application has not read the previous data in the SPIxBUF register 0 = No overflow has occurred SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode)

- 1 = RX FIFO is empty
- 0 = RX FIFO is not empty

bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)

- 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set)
 - 110 = Interrupt when last bit is shifted into SPIxSR and as a result, the TX FIFO is empty
 - 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete
 - 100 = Interrupt when one data is shifted into the SPIxSR and as a result, the TX FIFO has one open memory location
 - 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set)
 - 010 = Interrupt when the SPIx receive buffer is 3/4 or more full
 - 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set)
 - 000 = Interrupt when the last data in the receive buffer is read and as a result, the buffer is empty (SRXMPT bit is set)

bit 5

bit 8

bit 0

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the product page using the link above, enter this UDL increases |
|-------|---|
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

25.3 Op Amp/Comparator Registers

| | | _ | C4EVT ⁽¹⁾ | C3EVT ⁽¹⁾ | C2EVT ⁽¹⁾ | C1EVT ⁽¹⁾ |
|-----------------|---|---|--|---|--|---|
| | • | • | | | | bit |
| | | | | | | |
| U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| — | _ | — | C4OUT ⁽²⁾ | C3OUT ⁽²⁾ | C2OUT ⁽²⁾ | C10UT ⁽²⁾ |
| | | | | | | bit |
| | | | | | | |
| - L : | | L.14 | | | | |
| | | | - | | | |
| PUR | T = Bit is set | | 0 = Bit is cle | ared | x = Bit is unkr | IOWN |
| | arator Stop in | Idle Mode bit | | | | |
| • | • | | | ce enters Idle n | node | |
| | | | | | | |
| Unimplemen | ted: Read as ' | 0' | | | | |
| C4EVT: Op A | mp/Comparato | or 4 Event Sta | atus bit ⁽¹⁾ | | | |
| | | | | | | |
| | - | | cur | | | |
| | | | | | | |
| | | | | | | |
| • | | | | | | |
| | | | | | | |
| • | | | | | | |
| C1EVT: Com | parator 1 Even | t Status bit ⁽¹⁾ | | | | |
| | | | | | | |
| | | | | | | |
| - | | | 2) | | | |
| | | ut Status bit ^u | 2) | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| * • • • • • • • | - | | | | | |
| C3OUT: Com | parator 3 Outp | ut Status bit ⁽² | 2) | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | - | | | | | |
| | POR PSIDL: Comp 1 = Discontinues Unimplemen C4EVT: Op A 1 = Op amp/c 0 = Op amp/c 0 = Op amp/c C3EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat C2EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < V | e bit W = Writable POR '1' = Bit is set PSIDL: Comparator Stop in 1 = Discontinues operation of a 0 = Continues operation of a Unimplemented: Read as ' C4EVT: Op Amp/Comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 1 = Op amp/comparator event 0 = Comparator event occur 0 = Comparator event occur 0 = Comparator event did not C2EVT: Comparator 2 Even 1 = Comparator event did not 1 = Comparator event did not C1EVT: Comparator 1 Even 1 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 1 Even 1 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 4 Outp When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- | e bit W = Writable bit POR '1' = Bit is set PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparato 0 = Continues operation of all comparato Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Stat 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- | C40UT ⁽²⁾ e bitW = Writable bitU = UnimplemPOR'1' = Bit is set'0' = Bit is clePSIDL: Comparator Stop in Idle Mode bit1 = Discontinues operation of all comparators when devia0 = Continues operation of all comparators in Idle modeUnimplemented: Read as '0'C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred0 = Op amp/comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurC2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event did not occurC1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurUnimplemented: Read as '0'C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0:1 = VIN+ < VIN- | - - C4OUT ⁽²⁾ C3OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle n 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN- | - - C4OUT ⁽²⁾ C3OUT ⁽²⁾ C2OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN- |

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

| Ambient temperature under bias | 40°C to +125°C |
|---|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | -0.3V to +4.0V |
| Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾ | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$ | 0.3V to +5.5V |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾ | -0.3V to +3.6V |
| Maximum current out of Vss pin | |
| Maximum current into Vod pin ⁽²⁾ | |
| Maximum current sunk/sourced by any 4x I/O pin | 15 mA |
| Maximum current sunk/sourced by any 8x I/O pin | 25 mA |
| Maximum current sunk by all ports ^(2,4) | 200 mA |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 4: Exceptions are: dsPIC33EPXXXGP502, dsPIC33EPXXXMC202/502 and PIC24EPXXXGP/MC202 devices, which have a maximum sink/source capability of 130 mA.

| DC CHARACTERISTICS | | | $\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$ | | | | | | |
|--------------------|--------|--|--|------|------|-------|-----------------|--|--|
| Param No. | Symbol | Characteristic | Min. | Тур. | Max. | Units | Conditions | | |
| Operating Voltage | | | | | | | | | |
| DC10 | Vdd | Supply Voltage | 3.0 | | 3.6 | V | | | |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | - | _ | Vss | V | | | |
| DC17 | Svdd | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.03 | _ | — | V/ms | 0V-1V in 100 ms | | |

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

| $ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated):} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $ | | | | | | | | |
|---|--------|---|------|------|------|---------------------|---|--|
| Param No. | Symbol | Characteristics | Min. | Тур. | Max. | lax. Units Comments | | |
| | Cefc | External Filter Capacitor Value ⁽¹⁾ | 4.7 | 10 | | μF | Capacitor must have a low series resistance (< 1 Ohm) | |

Note 1: Typical VCAP voltage = 1.8 volts when VDD \geq VDDMIN.

| AC CHARACTERISTICS | | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | | |
|--------------------|-----------|--|------|---|-----------|----|---|--|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min. | Тур. ⁽²⁾ | Max. Unit | | Conditions | | | |
| SY00 | Τρυ | Power-up Period | _ | 400 | 600 | μS | | | | |
| SY10 | Tost | Oscillator Start-up Time | | 1024 Tosc | | | Tosc = OSC1 period | | | |
| SY12 | Twdt | Watchdog Timer Time-out Period | 0.81 | 0.98 | 1.22 | ms | WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | | | |
| | | | 3.26 | 3.91 | 4.88 | ms | WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | | | |
| SY13 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | 0.68 | 0.72 | 1.2 | μS | | | | |
| SY20 | TMCLR | MCLR Pulse Width (low) | 2 | _ | | μS | | | | |
| SY30 | TBOR | BOR Pulse Width (low) | 1 | _ | | μS | | | | |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | _ | 500 | 900 | μS | -40°C to +85°C | | | |
| SY36 | TVREG | Voltage Regulator Standby-to-Active mode Transition Time | _ | — | 30 | μS | | | | |
| SY37 | Toscdfrc | FRC Oscillator Start-up Delay | 46 | 48 | 54 | μS | | | | |
| SY38 | Toscdlprc | LPRC Oscillator Start-up Delay | | — | 70 | μS | | | | |

TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-17: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



TABLE 30-36:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$ | | | | | |
|--------------------|-----------------------|---|---|------------|----|-----|-----------------------------|--|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Conditions | | | | |
| SP10 | FscP | Maximum SCK2 Frequency | | — | 9 | MHz | -40°C to +125°C (Note 3) | |
| SP20 | TscF | SCK2 Output Fall Time | _ | — | _ | ns | See Parameter DO32 (Note 4) | |
| SP21 | TscR | SCK2 Output Rise Time | _ | — | _ | ns | See Parameter DO31 (Note 4) | |
| SP30 | TdoF | SDO2 Data Output Fall Time | _ | — | _ | ns | See Parameter DO32 (Note 4) | |
| SP31 | TdoR | SDO2 Data Output Rise Time | _ | — | _ | ns | See Parameter DO31 (Note 4) | |
| SP35 | TscH2doV, TscL2doV | SDO2 Data Output Valid after SCK2 Edge | _ | 6 | 20 | ns | | |
| SP36 | TdoV2scH, TdoV2scL | SDO2 Data Output Setup to First SCK2 Edge | 30 | — | _ | ns | | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDI2 Data Input to SCK2 Edge | 30 | — | _ | ns | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDI2 Data Input to SCK2 Edge | 30 | — | | ns | | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI2 pins.

31.2 **AC Characteristics and Timing Parameters**

The information contained in this section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X AC characteristics and timing parameters for high-temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-9: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| AC CHARACTERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |
|--------------------|--|
| | Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ |
| | Operating voltage VDD range as described in Table 31-1. |

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-10: PLL CLOCK TIMING SPECIFICATIONS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ | | | | |
|--------------------|--------|--|---|-----|---|---|--------------------------------|
| Param No. | Symbol | Characteristic | Min Typ Max Units Conditions | | | | Conditions |
| HOS53 | DCLK | CLKO Stability (Jitter) ⁽¹⁾ | -5 | 0.5 | 5 | % | Measured over 100 ms period |

These parameters are characterized by similarity, but are not tested in manufacturing. This specification is Note 1: based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 5%, SPIx bit rate clock (i.e., SCKx) is 2 MHz. Г


$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}} \right\rfloor = \left\lfloor \frac{5\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{5\%}{4} \right\rfloor = 1.25\%$$

٦

© 2011-2013 Microchip Technology Inc.

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|------------------|------|----------|------|
| Dimensior | Dimension Limits | | | MAX |
| Contact Pitch | E | | 0.80 BSC | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X44) | X1 | | | 0.55 |
| Contact Pad Length (X44) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.