



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPS
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFTLA Exposed Pad
Supplier Device Package	36-VTLA (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32gp503-i-tl">https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32gp503-i-tl</a>

**Pin Diagrams (Continued)**

**48-Pin UQFN<sup>(1,2,3)</sup>**

■ = Pins are up to 5V tolerant



- Note 1:** The RPn/RPin pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select (PPS)”** for available peripherals and for information on limitations.
- 2:** Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See **Section 11.0 “I/O Ports”** for more information.
- 3:** The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTGEN bit field in Table 27-2.

**TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	—	—	—	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	—	—	—	—	—	—	—	—	—	IC4IF	IC3IF	DMA3IF	—	—	SPI2IF	SP1EIF	0000
IFS3	0806	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MI2C2IF	SI2C2IF	—
IFS4	0808	—	—	CTMUIF	—	—	—	—	—	—	—	—	—	—	CRCIF	U2EIF	U1EIF	0000
IFS8	0810	JTAGIF	ICDIF	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
IFS9	0812	—	—	—	—	—	—	—	—	—	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	—	0000
IEC0	0820	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	—	—	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	—	—	—	—	—	—	—	—	—	IC4IE	IC3IE	DMA3IE	—	—	SPI2IE	SP1EIF	0000
IEC3	0826	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MI2C2IE	SI2C2IE	—
IEC4	0828	—	—	CTMUIE	—	—	—	—	—	—	—	—	—	CRCIE	U2EIE	U1EIE	—	0000
IEC8	0830	JTAGIE	ICDIE	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
IEC9	0832	—	—	—	—	—	—	—	—	—	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	—	0000
IPC0	0840	—	T1IP<2:0>			—	OC1IP<2:0>			—	IC1IP<2:0>			—	INT0IP<2:0>			4444
IPC1	0842	—	T2IP<2:0>			—	OC2IP<2:0>			—	IC2IP<2:0>			—	DMA0IP<2:0>			4444
IPC2	0844	—	U1RXIP<2:0>			—	SPI1IP<2:0>			—	SPI1EIP<2:0>			—	T3IP<2:0>			4444
IPC3	0846	—	—	—	—	—	DMA1IP<2:0>			—	AD1IP<2:0>			—	U1TXIP<2:0>			0444
IPC4	0848	—	CNIP<2:0>			—	CMIP<2:0>			—	MI2C1IP<2:0>			—	SI2C1IP<2:0>			4444
IPC5	084A	—	—	—	—	—	—	—	—	—	—	—	—	—	INT1IP<2:0>			0004
IPC6	084C	—	T4IP<2:0>			—	OC4IP<2:0>			—	OC3IP<2:0>			—	DMA2IP<2:0>			4444
IPC7	084E	—	U2TXIP<2:0>			—	U2RXIP<2:0>			—	INT2IP<2:0>			—	T5IP<2:0>			4444
IPC8	0850	—	—	—	—	—	—	—	—	—	SPI2IP<2:0>			—	SPI2EIP<2:0>			0044
IPC9	0852	—	—	—	—	—	IC4IP<2:0>			—	IC3IP<2:0>			—	DMA3IP<2:0>			0444
IPC12	0858	—	—	—	—	—	MI2C2IP<2:0>			—	SI2C2IP<2:0>			—	—	—	—	0440
IPC16	0860	—	CRCIP<2:0>			—	U2EIP<2:0>			—	U1EIP<2:0>			—	—	—	—	4440
IPC19	0866	—	—	—	—	—	—	—	—	—	CTMUIP<2:0>			—	—	—	—	0040
IPC35	0886	—	JTAGIP<2:0>			—	ICDIP<2:0>			—	—	—	—	—	—	—	—	4400
IPC36	0888	—	PTG0IP<2:0>			—	PTGWDTIP<2:0>			—	PTGSTEPIP<2:0>			—	—	—	—	4440
IPC37	088A	—	—	—	—	—	PTG3IP<2:0>			—	PTG2IP<2:0>			—	PTG1IP<2:0>			0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	—	—	—	—	—	—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	08C2	GIE	DISI	SWTRAP	—	—	—	—	—	—	—	—	—	—	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	—	—	—	—	—	—	—	—	—	DAE	DOOVR	—	—	—	—	—	0000
INTCON4	08C6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SGHT	0000
INTTREG	08C8	—	—	—	—	—	ILR<3:0>			VECNUM<7:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-23: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY (CONTINUED)**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
C1RXF11EID	046E	EID<15:8>								EID<7:0>								xxxx	
C1RXF12SID	0470	SID<10:3>								SID<2:0>		—	EXIDE	—	EID<17:16>				xxxx
C1RXF12EID	0472	EID<15:8>								EID<7:0>								xxxx	
C1RXF13SID	0474	SID<10:3>								SID<2:0>		—	EXIDE	—	EID<17:16>				xxxx
C1RXF13EID	0476	EID<15:8>								EID<7:0>								xxxx	
C1RXF14SID	0478	SID<10:3>								SID<2:0>		—	EXIDE	—	EID<17:16>				xxxx
C1RXF14EID	047A	EID<15:8>								EID<7:0>								xxxx	
C1RXF15SID	047C	SID<10:3>								SID<2:0>		—	EXIDE	—	EID<17:16>				xxxx
C1RXF15EID	047E	EID<15:8>								EID<7:0>								xxxx	

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-37: PMD REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	AD1MD	0000
PMD2	0762	—	—	—	—	IC4MD	IC3MD	IC2MD	IC1MD	—	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	—	—	—	—	—	CMPMD	—	—	CRCMD	—	—	—	—	—	I2C2MD	—	0000
PMD4	0766	—	—	—	—	—	—	—	—	—	—	—	—	REFOMD	CTMUMD	—	—	0000
PMD6	076A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
PMD7	076C	—	—	—	—	—	—	—	—	—	—	—	—	DMA0MD	PTGMD	—	0000	
														DMA1MD				
														DMA2MD				
														DMA3MD				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-38: PMD REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QE1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	AD1MD	0000
PMD2	0762	—	—	—	—	IC4MD	IC3MD	IC2MD	IC1MD	—	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	—	—	—	—	—	CMPMD	—	—	CRCMD	—	—	—	—	—	I2C2MD	—	0000
PMD4	0766	—	—	—	—	—	—	—	—	—	—	—	—	REFOMD	CTMUMD	—	—	0000
PMD6	076A	—	—	—	—	—	PWM3MD	PWM2MD	PWM1MD	—	—	—	—	—	—	—	—	0000
PMD7	076C	—	—	—	—	—	—	—	—	—	—	—	—	DMA0MD	PTGMD	—	0000	
														DMA1MD				
														DMA2MD				
														DMA3MD				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

### 4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

## 4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2  
where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

**Note:** Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

**TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED**

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

## REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD <sup>(1)</sup>	PWMMD <sup>(1)</sup>	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD <sup>(2)</sup>	AD1MD
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15	<b>T5MD:</b> Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled
bit 14	<b>T4MD:</b> Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled
bit 13	<b>T3MD:</b> Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled
bit 12	<b>T2MD:</b> Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled
bit 11	<b>T1MD:</b> Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled
bit 10	<b>QEI1MD:</b> QEI1 Module Disable bit <sup>(1)</sup> 1 = QEI1 module is disabled 0 = QEI1 module is enabled
bit 9	<b>PWMMD:</b> PWM Module Disable bit <sup>(1)</sup> 1 = PWM module is disabled 0 = PWM module is enabled
bit 8	<b>Unimplemented:</b> Read as '0'
bit 7	<b>I2C1MD:</b> I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled
bit 6	<b>U2MD:</b> UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabled
bit 5	<b>U1MD:</b> UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled
bit 4	<b>SPI2MD:</b> SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled

**Note 1:** This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.**2:** This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

**REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7**

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC2R<6:0>			
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC1R<6:0>			
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-8      **IC2R<6:0>:** Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'bit 6-0      **IC1R<6:0>:** Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 15-2: OC<sub>x</sub>CON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)**

bit 4-0	<b>SYNCSEL&lt;4:0&gt;</b> : Trigger/Synchronization Source Selection bits
	11111 = OC <sub>x</sub> RS compare event is used for synchronization
	11110 = INT2 pin synchronizes or triggers OC <sub>x</sub>
	11101 = INT1 pin synchronizes or triggers OC <sub>x</sub>
	11100 = CTMU module synchronizes or triggers OC <sub>x</sub>
	11011 = ADC1 module synchronizes or triggers OC <sub>x</sub>
	11010 = CMP3 module synchronizes or triggers OC <sub>x</sub>
	11001 = CMP2 module synchronizes or triggers OC <sub>x</sub>
	11000 = CMP1 module synchronizes or triggers OC <sub>x</sub>
	10111 = Reserved
	10110 = Reserved
	10101 = Reserved
	10100 = Reserved
	10011 = IC4 input capture event synchronizes or triggers OC <sub>x</sub>
	10010 = IC3 input capture event synchronizes or triggers OC <sub>x</sub>
	10001 = IC2 input capture event synchronizes or triggers OC <sub>x</sub>
	10000 = IC1 input capture event synchronizes or triggers OC <sub>x</sub>
	01111 = Timer5 synchronizes or triggers OC <sub>x</sub>
	01110 = Timer4 synchronizes or triggers OC <sub>x</sub>
	01101 = Timer3 synchronizes or triggers OC <sub>x</sub>
	01100 = Timer2 synchronizes or triggers OC <sub>x</sub> ( <b>default</b> )
	01011 = Timer1 synchronizes or triggers OC <sub>x</sub>
	01010 = PTGO <sub>x</sub> synchronizes or triggers OC <sub>x</sub> <sup>(3)</sup>
	01001 = Reserved
	01000 = Reserved
	00111 = Reserved
	00110 = Reserved
	00101 = Reserved
	00100 = OC4 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>
	00011 = OC3 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>
	00010 = OC2 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>
	00001 = OC1 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>
	00000 = No Sync or Trigger source for OC <sub>x</sub>

- Note 1:** Do not use the OC<sub>x</sub> module as its own Synchronization or Trigger source.
- 2:** When the OC<sub>y</sub> module is turned OFF, it sends a trigger out signal. If the OC<sub>x</sub> module uses the OC<sub>y</sub> module as a Trigger source, the OC<sub>y</sub> module must be unselected as a Trigger source prior to disabling it.
- 3:** Each Output Compare x module (OC<sub>x</sub>) has one PTG Trigger/Synchronization source. See **Section 24.0 “Peripheral Trigger Generator (PTG) Module”** for more information.

PTGO<sub>0</sub> = OC1

PTGO<sub>1</sub> = OC2

PTGO<sub>2</sub> = OC3

PTGO<sub>3</sub> = OC4

**REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER<sup>(1)</sup>**


bit 7-3	<b>FLTSRC&lt;4:0&gt;</b> : Fault Control Signal Source Select for PWM Generator # bits 11111 = Fault 32 ( <b>default</b> ) 11110 = Reserved • • • 01100 = Reserved 01011 = Comparator 4 01010 = Op Amp/Comparator 3 01001 = Op Amp/Comparator 2 01000 = Op Amp/Comparator 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Fault 4 00010 = Fault 3 00001 = Fault 2 00000 = Fault 1
bit 2	<b>FLTPOL</b> : Fault Polarity for PWM Generator # bit <sup>(2)</sup> 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high
bit 1-0	<b>FLTMOD&lt;1:0&gt;</b> : Fault Mode for PWM Generator # bits 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)

- Note 1:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
- 2:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

**REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER (CONTINUED)**

bit 2	<b>INDEX:</b> Status of IND <sub>X</sub> x Input Pin After Polarity Control 1 = Pin is at logic '1' 0 = Pin is at logic '0'
bit 1	<b>QEB:</b> Status of QEB <sub>x</sub> Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1' 0 = Pin is at logic '0'
bit 0	<b>QEA:</b> Status of QEAx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1' 0 = Pin is at logic '0'

FIGURE 19-1: I<sup>2</sup>C<sub>x</sub> BLOCK DIAGRAM (x = 1 OR 2)



## 20.3 UARTx Control Registers

### REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1)</sup>	—	USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN1	UEN0
bit 15							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0

<b>Legend:</b>	HC = Hardware Clearable bit
R = Readable bit	W = Writable bit
-n = Value at POR	U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15	<b>UARTEN:</b> UARTx Enable bit <sup>(1)</sup> 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by PORT latches; UARTx power consumption is minimal
bit 14	<b>Unimplemented:</b> Read as '0'
bit 13	<b>USIDL:</b> UARTx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	<b>IREN:</b> IrDA® Encoder and Decoder Enable bit <sup>(2)</sup> 1 = IrDA encoder and decoder are enabled 0 = IrDA encoder and decoder are disabled
bit 11	<b>RTSMD:</b> Mode Selection for <u>UxRTS</u> Pin bit 1 = <u>UxRTS</u> pin is in Simplex mode 0 = <u>UxRTS</u> pin is in Flow Control mode
bit 10	<b>Unimplemented:</b> Read as '0'
bit 9-8	<b>UEN&lt;1:0&gt;:</b> UARTx Pin Enable bits 11 = UxTX, UxRX and <u>BCLKx</u> pins are enabled and used; <u>UxCTS</u> pin is controlled by PORT latches <sup>(3)</sup> 10 = UxTX, UxRX, <u>UxCTS</u> and UxRTS pins are enabled and used <sup>(4)</sup> 01 = UxTX, UxRX and UxRTS pins are enabled and used; <u>UxCTS</u> pin is controlled by PORT latches <sup>(4)</sup> 00 = UxTX and UxRX pins are enabled and used; UxCTS and <u>UxRTS/BCLKx</u> pins are controlled by PORT latches
bit 7	<b>WAKE:</b> Wake-up on Start bit Detect During Sleep Mode Enable bit 1 = UARTx continues to sample the UxRX pin; interrupt is generated on the falling edge; bit is cleared in hardware on the following rising edge 0 = No wake-up is enabled
bit 6	<b>LPBACK:</b> UARTx Loopback Mode Select bit 1 = Enables Loopback mode 0 = Loopback mode is disabled

**Note 1:** Refer to the “UART” (DS70582) section in the “dsPIC33/PIC24 Family Reference Manual” for information on enabling the UARTx module for receive or transmit operation.

**2:** This feature is only available for the 16x BRG mode (BRGH = 0).

**3:** This feature is only available on 44-pin and 64-pin devices.

**4:** This feature is only available on 64-pin devices.

**REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER<sup>(1)</sup>**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT0LIM<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT0LIM<7:0>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **PTGT0LIM<15:0>: PTG Timer0 Limit Register bits**

General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).**REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER<sup>(1)</sup>**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT1LIM<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT1LIM<7:0>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **PTGT1LIM<15:0>: PTG Timer1 Limit Register bits**

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING  
CONTROL REGISTER**

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	—	OCEN	OCNEN	OBEN	OBEN	OAEN	OANEN
bit 15	bit 8						

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| NAGS  | PAGS  | ACEN  | ACNEN | ABEN  | ABEN  | AAEN  | AANEN |
| bit 7 | bit 0 |       |       |       |       |       |       |

**Legend:**


R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set


U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

- bit 15      **HLMS:** High or Low-Level Masking Select bits  
               1 = The masking (blanking) function will prevent any asserted ('0') comparator signal from propagating  
               0 = The masking (blanking) function will prevent any asserted ('1') comparator signal from propagating
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **OCEN:** OR Gate C Input Enable bit  
               1 = MCI is connected to OR gate  
               0 = MCI is not connected to OR gate
- bit 12      **OCNEN:** OR Gate C Input Inverted Enable bit  
               1 = Inverted MCI is connected to OR gate  
               0 = Inverted MCI is not connected to OR gate
- bit 11      **OBEN:** OR Gate B Input Enable bit  
               1 = MBI is connected to OR gate  
               0 = MBI is not connected to OR gate
- bit 10      **OBEN:** OR Gate B Input Inverted Enable bit  
               1 = Inverted MBI is connected to OR gate  
               0 = Inverted MBI is not connected to OR gate
- bit 9        **OAEN:** OR Gate A Input Enable bit  
               1 = MAI is connected to OR gate  
               0 = MAI is not connected to OR gate
- bit 8        **OANEN:** OR Gate A Input Inverted Enable bit  
               1 = Inverted MAI is connected to OR gate  
               0 = Inverted MAI is not connected to OR gate
- bit 7        **NAGS:** AND Gate Output Inverted Enable bit  
               1 = Inverted ANDI is connected to OR gate  
               0 = Inverted ANDI is not connected to OR gate
- bit 6        **PAGS:** AND Gate Output Enable bit  
               1 = ANDI is connected to OR gate  
               0 = ANDI is not connected to OR gate
- bit 5        **ACEN:** AND Gate C Input Enable bit  
               1 = MCI is connected to AND gate  
               0 = MCI is not connected to AND gate
- bit 4        **ACNEN:** AND Gate C Input Inverted Enable bit  
               1 = Inverted MCI is connected to AND gate  
               0 = Inverted MCI is not connected to AND gate

**FIGURE 30-9: HIGH-SPEED PWM<sub>x</sub> MODULE FAULT TIMING CHARACTERISTICS  
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)**



**FIGURE 30-10: HIGH-SPEED PWM<sub>x</sub> MODULE TIMING CHARACTERISTICS  
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)**



**Note:** Refer to Figure 30-1 for load conditions.

**TABLE 30-29: HIGH-SPEED PWM<sub>x</sub> MODULE TIMING REQUIREMENTS  
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ.	Max.	Units	Conditions
MP10	TFPWM	PWM <sub>x</sub> Output Fall Time	—	—	—	ns	See Parameter DO32
MP11	TRPWM	PWM <sub>x</sub> Output Rise Time	—	—	—	ns	See Parameter DO31
MP20	TFD	Fault Input ↓ to PWM <sub>x</sub> I/O Change	—	—	15	ns	
MP30	TFH	Fault Input Pulse Width	15	—	—	ns	

**Note 1:** These parameters are characterized but not tested in manufacturing.

**TABLE 30-46: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)  
TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	Lesser of Fp or 11	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP35	Tsch2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns	
SP41	Tsch2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	Tsch2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—	—	ns	(Note 4)
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	—	50	ns	


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.


**4:** Assumes 50 pF load on all SPI1 pins.

**FIGURE 30-30: I<sup>2</sup>C<sub>x</sub> BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)**



**Note:** Refer to Figure 30-1 for load conditions.

**FIGURE 30-31: I<sup>2</sup>C<sub>x</sub> BUS DATA TIMING CHARACTERISTICS (MASTER MODE)**



**Revision H (August 2013)**

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

**TABLE A-6: MAJOR SECTION UPDATES**

Section Name	Update Description
<b>Cover Section</b>	<ul style="list-style-type: none"><li>• Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change Notification Interrupts to Input/Output section</li><li>• Adds heading information to 64-Pin TQFP</li></ul>
<b>Section 4.0 "Memory Organization"</b>	<ul style="list-style-type: none"><li>• Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA</li><li>• Corrects address range from 0x2FFF to 0x7FFF</li><li>• Corrects DSRPAG and DSWPAG (now 3 hex digits)</li><li>• Changes Call Stack Frame from &lt;15:1&gt; to PC&lt;15:0&gt;</li><li>• Word length in Figure 4-20 is changed to 50 words for clarity</li></ul>
<b>Section 5.0 "Flash Program Memory"</b>	<ul style="list-style-type: none"><li>• Corrects descriptions of NVM registers</li></ul>
<b>Section 9.0 "Oscillator Configuration"</b>	<ul style="list-style-type: none"><li>• Removes resistor from Figure 9-1</li><li>• Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1</li><li>• Removes incorrect information from ROI bit in Register 9-2</li></ul>
<b>Section 14.0 "Input Capture"</b>	<ul style="list-style-type: none"><li>• Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/Sync interrupts</li><li>• Corrects ICTSEL&lt;12:10&gt; bits (now ICTSEL&lt;2:0&gt;)</li></ul>
<b>Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"</b>	<ul style="list-style-type: none"><li>• Corrects QCAPEN bit description</li></ul>
<b>Section 19.0 "Inter-Integrated Circuit™ (I<sup>2</sup>C™)"</b>	<ul style="list-style-type: none"><li>• Adds note to clarify that 100kbit/sec operation of I<sup>2</sup>C is not possible at high processor speeds</li></ul>
<b>Section 22.0 "Charge Time Measurement Unit (CTMU)"</b>	<ul style="list-style-type: none"><li>• Clarifies Figure 22-1 to accurately reflect peripheral behavior</li></ul>
<b>Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"</b>	<ul style="list-style-type: none"><li>• Correct Figure 23-1 (changes CH123x to CH123Sx)</li></ul>
<b>Section 24.0 "Peripheral Trigger Generator (PTG) Module"</b>	<ul style="list-style-type: none"><li>• Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.)</li></ul>
<b>Section 25.0 "Op Amp/Comparator Module"</b>	<ul style="list-style-type: none"><li>• Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)</li><li>• Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON&lt;10&gt;) = 1)</li></ul>
<b>Section 27.0 "Special Features"</b>	<ul style="list-style-type: none"><li>• Corrects the bit description for FNOSC&lt;2:0&gt;</li></ul>
<b>Section 30.0 "Electrical Characteristics"</b>	<ul style="list-style-type: none"><li>• Corrects 512K part power-down currents based on test data</li><li>• Corrects WDT timing limits based on LPRC oscillator tolerance</li></ul>
<b>Section 31.0 "High-Temperature Electrical Characteristics"</b>	<ul style="list-style-type: none"><li>• Adds Table 31-5 (DC Characteristics: Idle Current (I<sub>IDLE</sub>)</li></ul>

## P

Packaging .....	479
Details .....	505
Marking .....	479, 481
Peripheral Module Disable (PMD).....	165
Peripheral Pin Select (PPS).....	175
Available Peripherals .....	175
Available Pins .....	175
Control .....	175
Control Registers .....	183
Input Mapping .....	176
Output Selection for Remappable Pins .....	180
Pin Selection for Selectable Input Sources .....	178
Selectable Input Sources .....	177
Peripheral Trigger Generator (PTG) Module.....	337
PICkit 3 In-Circuit Debugger/Programmer .....	399
Pinout I/O Descriptions (table) .....	26
Power-Saving Features.....	163
Clock Frequency .....	163
Clock Switching.....	163
Instruction-Based Modes .....	163
Idle .....	164
Interrupts Coincident with Power Save Instructions .....	164
Sleep.....	164
Resources.....	165
Program Address Space .....	45
Construction .....	117
Data Access from Program Memory Using Table Instructions.....	118
Memory Map (dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X, PIC24EP128GP/MC20X Devices) .....	47
Memory Map (dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X, PIC24EP256GP/MC20X Devices) .....	48
Memory Map (dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X, PIC24EP32GP/MC20X Devices) .....	45
Memory Map (dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X, PIC24EP512GP/MC20X Devices) .....	49
Memory Map (dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X, PIC24EP64GP/MC20X Devices) .....	46
Table Read High Instructions TBLRDH.....	118
Table Read Low Instructions (TBLRDL) .....	118
Program Memory	
Organization.....	50
Reset Vector .....	50
Programmable CRC Generator.....	373
Control Registers .....	375
Overview .....	374
Resources .....	374
Programmer's Model.....	37
Register Descriptions .....	37
PTG	
Control Registers .....	340
Introduction .....	337
Output Descriptions .....	353
Resources .....	339
Step Commands and Format .....	350

## Q

QEI .....	252
Control Registers .....	252
Resources .....	251
Quadrature Encoder Interface (QEI).....	249
R	
Register Maps	
ADC1 .....	84
CPU Core (dsPIC33EPXXXMC20X/50X, dsPIC33EPXXXGP50X Devices) .....	63
CPU Core (PIC24EPXXXGP/MC20X Devices).....	65
CRC .....	88
CTMU .....	97
DMAC .....	98
ECAN1 (When WIN (C1CTRL1) = 0 or 1) for dsPIC33EPXXXMC/GP50X Devices.....	85
ECAN1 (When WIN (C1CTRL1) = 0) for dsPIC33EPXXXMC/GP50X Devices .....	85
ECAN1 (WIN (C1CTRL1) = 1) for dsPIC33EPXXXMC/GP50X Devices .....	86
I2C1 and I2C2 .....	82
Input Capture 1 through Input Capture 4 .....	76
Interrupt Controller (dsPIC33EPXXXGP50X Devices) .....	69
Interrupt Controller (dsPIC33EPXXXMC20X Devices).....	71
Interrupt Controller (dsPIC33EPXXXMC50X Devices).....	73
Interrupt Controller (PIC24EPXXXGP20X Devices) .....	66
Interrupt Controller (PIC24EPXXXMC20X Devices) .....	67
JTAG Interface .....	97
NVM .....	93
Op Amp/Comparator.....	97
Output Compare 1 through Output Compare 4 .....	77
Peripheral Pin Select Input (dsPIC33EPXXXGP50X Devices) .....	91
Peripheral Pin Select Input (dsPIC33EPXXXMC20X Devices).....	92
Peripheral Pin Select Input (dsPIC33EPXXXMC50X Devices).....	91
Peripheral Pin Select Input (PIC24EPXXXGP20X Devices) .....	90
Peripheral Pin Select Input (PIC24EPXXXMC20X Devices) .....	90
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC202/502, PIC24EPXXXGP/MC202 Devices) .....	88
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC203/503, PIC24EPXXXGP/MC203 Devices) .....	88
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC204/504, PIC24EPXXXGP/MC204 Devices) .....	89
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC206/506, PIC24EPXXXGP/MC206 Devices) .....	89
PMD (dsPIC33EPXXXGP50X Devices) .....	95
PMD (dsPIC33EPXXXMC20X Devices) .....	96
PMD (dsPIC33EPXXXMC50X Devices) .....	95
PMD (PIC24EPXXXGP20X Devices) .....	94

PMD (PIC24EPXXXMC20X Devices).....	94
PORTA (PIC24EPXXXGP/MC202, dsPIC33EPXXXGP/MC202/502 Devices) .....	104
PORTA (PIC24EPXXXGP/MC203, dsPIC33EPXXXGP/MC203/503 Devices) .....	103
PORTA (PIC24EPXXXGP/MC204, dsPIC33EPXXXGP/MC204/504 Devices) .....	102
PORTA (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	99
PORTB (PIC24EPXXXGP/MC202, dsPIC33EPXXXGP/MC202/502 Devices) .....	104
PORTB (PIC24EPXXXGP/MC203, dsPIC33EPXXXGP/MC203/503 Devices) .....	103
PORTB (PIC24EPXXXGP/MC204, dsPIC33EPXXXGP/MC204/504 Devices) .....	102
PORTB (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	99
PORTC (PIC23EPXXXGP/MC203, dsPIC33EPXXXGP/MC203/503 Devices) .....	103
PORTC (PIC24EPXXXGP/MC204, dsPIC33EPXXXGP/MC204/504 Devices) .....	102
PORTC (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	99
PORTD (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	100
PORTE (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	100
PORTF (PIC24EPXXXGP/MC206, dsPIC33EPXXXGP/MC206/506 Devices) .....	100
PORTG (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices) .....	101
PTG.....	78
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices).....	79
PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices).....	79
PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices).....	80
PWM Generator 3 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices).....	80
QEI1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices).....	81
Reference Clock .....	93
SPI1 and SPI2 .....	83
System Control .....	93
Time1 through Time5.....	75
UART1 and UART2 .....	82
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select).....	333
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) .....	331
AD1CON1 (ADC1 Control 1) .....	325
AD1CON2 (ADC1 Control 2) .....	327
AD1CON3 (ADC1 Control 3) .....	329
AD1CON4 (ADC1 Control 4) .....	330
AD1CSSH (ADC1 Input Scan Select High) .....	335
AD1CSSL (ADC1 Input Scan Select Low) .....	336
ALTDTRx (PWMx Alternate Dead-Time) .....	238
AUXCONx (PWMx Auxiliary Control).....	247
CHOP (PWMx Chop Clock Generator).....	234
CLKDIV (Clock Divisor).....	158
CM4CON (Comparator 4 Control) .....	364
CMSTAT (Op Amp/Comparator Status) .....	360
CMxCON (Comparator x Control, x = 1,2,3) .....	362
CMxFLTR (Comparator x Filter Control) .....	370
CMxMSKCON (Comparator x Mask Gating Control) .....	368
CMxMSKSRC (Comparator x Mask Source Select Control) .....	366
CORCON (Core Control).....	42, 133
CRCCON1 (CRC Control 1) .....	375
CRCCON2 (CRC Control 2) .....	376
CRCXORH (CRC XOR Polynomial High) .....	377
CRCXORL (CRC XOR Polynomial Low) .....	377
CTMUCON1 (CTMU Control 1) .....	317
CTMUCON2 (CTMU Control 2) .....	318
CTMUICON (CTMU Current Control) .....	319
CVRCON (Comparator Voltage Reference Control) .....	371
CxBUFPNT1 (ECANx Filter 0-3 Buffer Pointer 1) .....	300
CxBUFPNT2 (ECANx Filter 4-7 Buffer Pointer 2) .....	301
CxBUFPNT3 (ECANx Filter 8-11 Buffer Pointer 3) .....	301
CxBUFPNT4 (ECANx Filter 12-15 Buffer Pointer 4) .....	302
CxCFG1 (ECANx Baud Rate Configuration 1) .....	298
CxCFG2 (ECANx Baud Rate Configuration 2) .....	299
CxCTRL1 (ECANx Control 1) .....	290
CxCTRL2 (ECANx Control 2) .....	291
CxEC (ECANx Transmit/Receive Error Count) .....	298
CxFCTRL (ECANx FIFO Control) .....	293
CxFEN1 (ECANx Acceptance Filter Enable 1) .....	300
CxFIFO (ECANx FIFO Status) .....	294
CxFMSKSEL1 (ECANx Filter 7-0 Mask Selection 1) .....	304
CxFMSKSEL2 (ECANx Filter 15-8 Mask Selection 2) .....	305
CxINTE (ECANx Interrupt Enable) .....	297
CxINTF (ECANx Interrupt Flag) .....	295
CxRXFnEID (ECANx Acceptance Filter n Extended Identifier) .....	304
CxRXFnSID (ECANx Acceptance Filter n Standard Identifier) .....	303
CxRXFUL1 (ECANx Receive Buffer Full 1) .....	307
CxRXFUL2 (ECANx Receive Buffer Full 2) .....	307
CxRXMnEID (ECANx Acceptance Filter Mask n Extended Identifier) .....	306
CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) .....	306
CxRXOVF1 (ECANx Receive Buffer Overflow 1) .....	308
CxRXOVF2 (ECANx Receive Buffer Overflow 2) .....	308
CxTRmnCON (ECANx TX/RX Buffer mn Control) .....	309
CxVEC (ECANx Interrupt Code) .....	292
DEVID (Device ID) .....	383
DEVREV (Device Revision) .....	383
DMAALCA (DMA Last Channel Active Status) .....	150
DMAAPPS (DMA Ping-Pong Status) .....	151
DMAPWV (DMA Peripheral Write Collision Status) .....	148
DMARQC (DMA Request Collision Status) .....	149
DMAxCNT (DMA Channel x Transfer Count) .....	146
DMAxCON (DMA Channel x Control) .....	142
DMAxPAD (DMA Channel x Peripheral Address) .....	146
DMAxREQ (DMA Channel x IRQ Select) .....	143