



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (10.7K × 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc202-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINC	TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)								
Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description					
U2CTS	Ι	ST	No	UART2 Clear-To-Send.					
U2RTS	0	—	No	UART2 Ready-To-Send.					
U2RX	Ι	ST	Yes	UART2 receive.					
U2TX	0	—	Yes	UART2 transmit.					
BCLK2	0	ST	No	UART2 IrDA [®] baud clock output.					
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.					
SDI1	I	ST	No	SPI1 data in.					
SDO1	0	—	No	SPI1 data out.					
SS1	I/O	ST	No	SPI1 slave synchronization or frame pulse I/O.					
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.					
SDI2	I	ST	Yes	SPI2 data in.					
SDO2	0	_	Yes	SPI2 data out.					
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.					
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.					
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.					
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.					
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.					
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.					
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.					
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.					
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.					
TMS ⁽⁵⁾	Ι	ST	No	JTAG Test mode select pin.					
TCK	Ι	ST	No	JTAG test clock input pin.					
TDI	I	ST	No	JTAG test data input pin.					
TDO	0	_	No	JTAG test data output pin.					
C1RX ⁽²⁾	Ι	ST	Yes	ECAN1 bus receive pin.					
C1TX ⁽²⁾	0	_	Yes	ECAN1 bus transmit pin.					
FLT1 ⁽¹⁾ , FLT2 ⁽¹⁾	Ι	ST	Yes	PWM Fault Inputs 1 and 2.					
FLT3 ⁽¹⁾ , FLT4 ⁽¹⁾	Ι	ST	No	PWM Fault Inputs 3 and 4.					
FLT32 ^(1,3)	Ι	ST	No	PWM Fault Input 32 (Class B Fault).					
DTCMP1-DTCMP3 ⁽¹⁾	Ι	ST	Yes	PWM Dead-Time Compensation Inputs 1 through 3.					
PWM1L-PWM3L ⁽¹⁾	0	—	No	PWM Low Outputs 1 through 3.					
PWM1H-PWM3H ⁽¹⁾	0	—	No	PWM High Outputs 1 through 3.					
SYNCI1 ⁽¹⁾	Ι	ST		PWM Synchronization Input 1.					
SYNCO1 ⁽¹⁾	0		Yes	PWM Synchronization Output 1.					
INDX1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Index1 pulse input.					
HOME1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Home1 pulse input.					
QEA1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer					
QEB1 ⁽¹⁾	,	ст	Vee	external clock/gate input in Timer mode.					
	Ι	ST	Yes	Quadrature Encoder Phase B input in QEI1 mode. Auxiliary timer					
CNTCMP1 ⁽¹⁾	0		Yes	external clock/gate input in Timer mode. Quadrature Encoder Compare Output 1.					
	0	 ompatible	162						

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

P = Power I = Input

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.





FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X AND PIC24EP128GP/MC20X DEVICES





1:	CPU C	ORE RE	EGISTEI	R MAP F	OR dsF	PIC33EP	XXXMC	20X/50X	(AND d	sPIC33	EPXXX	GP50X	DEVICE	S ONL	Y (CON	TINUE	D)
Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
0044	VAR	_	US<	:1:0>	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
0046	XMODEN	YMODEN	_	_		BWM	I<3:0>			YWM<	<3:0>	-		XWM<	<3:0>		0000
0048		•	XMODSRT<15:0>											0000			
004A							XMC	DEND<15:0)>								0001
004C							YMC	DSRT<15:0)>								0000
004E							YMC	DEND<15:0)>								0001
0050	BREN							XBF	REV<14:0>								0000
0052	_	_							DISICNT<	13:0>							0000
0054	_											0000					
0058		MSTRPR<15:0> 000											0000				
	Addr. 0042 0044 0046 0048 0048 004A 004C 004C 004E 0050 0052 0054	Addr. Bit 15 0042 OA 0044 VAR 0046 XMODEN 0048 - 0044 - 0045 - 0046 BREN 0047 -	Addr. Bit 15 Bit 14 0042 OA OB 0044 VAR — 0046 XMODEN YMODEN 0048 —	Addr. Bit 15 Bit 14 Bit 13 0042 OA OB SA 0044 VAR — US<	Addr. Bit 15 Bit 14 Bit 13 Bit 12 0042 OA OB SA SB 0044 VAR — US<1:0> 0046 XMODEN YMODEN — — 0048 —	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0042 OA OB SA SB OAB 0044 VAR — US<1:0> EDT 0046 XMODEN YMODEN — — — 0048	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0042 OA OB SA SB OAB SAB 0044 VAR — US<1:0> EDT 0046 XMODEN MODEN — — BWM 0048	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0042 OA OB SA SB OAB SAB DA 0044 VAR — US<1:0> EDT DL<2:0> 0046 XMODEN MODEN — — BWM<3:0> 0048 — — — BWM<3:0> XMC 0040 — — — BWM<3:0> XMC 0044 O — — — MC 0048 — — — — MC 00404 — — — — MC 00404 — — — — YMC 00404 — — — YMC YMC 00410 — — — YMC YMC 0050 BREN — — — — — 0051 — — <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0042 OA OB SA SB OAB SAB DA DC 0044 VAR — US<1:0> EDT DL<2:0> D04 DC 0046 XMODEN YMODEN — — BWM<3:0> XMODENDRT<15:0</td> 0048 — — XMODENDRT<15:0	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0042 OA OB SA SB OAB SAB DA DC 0044 VAR — US<1:0> EDT DL<2:0> D04 DC 0046 XMODEN YMODEN — — BWM<3:0> XMODENDRT<15:0	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70042OAOBSASBOABSABDADCIPL20044VARUS<1:0>EDT $DL<2:0>$ SATA0046XMODENYMODENBWM<3:0>SATA0048 $$ BWM<3:0>SATA0044 $$ BWM<3:0>SATA0045 $$ BWM<3:0>SATA0046 $$ SATA0047 $$ $$ SATA0048 $$ $$ $$ 0049 $$ $$ $$ 0040 $$ $$ $$ 0041 $$ $$ $$ 0042 $$ $$ $$ 0043 $$ $$ $$ 0044 $$ $$ $$ 0045 $$ $$ $$ 0050BREN $$ $$ $$ 0051 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 0054 $$ $$ $$ $$	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 60042OAOBSASBOABSABDADCIPL2IPL10044VARUS<1:0>EDT $DL<2:0>$ SATASATB0046XMODENMODEN $BWM<3:0>$ VMODSRT<15:0>0048 $VMODEN$ $MMODENYWM0044VMODENMMODENYWM0045VMODENMMODENYWM0046VMODENMMODEN<15:0>YWM0047VMODENYMODEND<15:0>YWM0048VMODENYMODEND<15:0>YWM0049VMODENYMODEND<15:0>YMODEND0040VMODENYMODEND<15:0>YMODEND0050BRENVMODENUSICNT<13:0>00510054$	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 0044 VAR — US<1:0> EDT DL<2:0> SATA SATB SATDW 0046 XMODEN YMODEN — — BUM<	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA 0044 VAR US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT 0046 XMODEN MODEN BWM<3:0> YWM<:0> YWM YWM YWM YWM YWM BWM<3:0> YWM YWM	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N 0044 VAR US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT IPL3 0046 XMODEN YMODEN BWH<3:0> YWMODSRT<15:0> YWM IPL3 0046 V BWH<3:0> YWMODSRT<15:0> YWM YMODSRT<15:0> VWMOSRT<15:0> VMODSRT<15:0> VMODEN YMODEN YMODSRT<15:0> VWMOSRT<15:0> VWM YMODSRT<15:0> VWM	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20042OAOBSASBOABSABDADCIPL2IPL1IPL0RANOV0044VAR-US<1:0-	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N OV Z 0044 VAR — US<1:0> EDT DL<2:0> SATA SATB SATDW ACCSAT IPL3 SFA RND 0046 XMODEN YMODEN — — BWM<3:0> YWM<3:0> XWM<3:0> XWM<3:0	Addr. Bit 13 Bit 13 Bit 13 Bit 13 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0042 OA OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N OV Z C 0044 VAR - US<1:> EDT DL<2:> SATA SATB SATDW ACCSAT IPL3 SFA RND IFF 0046 VMODEN M - - BWM<3:> STAT SATA SATB SATDW ACCSAT IPL3 SFA RND IFF 0048 VMODEN MO - - BWM<3:> SWM<3:> SWM<3:>

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

TABLE 4-42: OP AMP/COMPARATOR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0A80	PSIDL	_	-	—	C4EVT	C3EVT	C2EVT	C1EVT	—	-	—	—	C4OUT	C3OUT	C2OUT	C10UT	0000
CVRCON	0A82		CVR2OE	_	_	_	VREFSEL	_	_	CVREN	CVR10E	CVRR	CVRSS		CVR<	3:0>		0000
CM1CON	0A84	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>	0000
CM1MSKSRC	0A86		_	_	_		SELSR	CC<3:0>			SELSRC	B<3:0>			SELSRC	A<3:0>		0000
CM1MSKCON	0A88	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A		_	_	_	_	_	_	_	_	C	FSEL<2:0	>	CFLTREN	(CFDIV<2:0	>	0000
CM2CON	0A8C	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>	0000
CM2MSKSRC	0A8E		_	_	_		SELSR	CC<3:0>			SELSRC	B<3:0>			SELSRC	A<3:0>		0000
CM2MSKCON	0A90	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	_	_	_	_	_	_	_	_		C	FSEL<2:0	>	CFLTREN	(CFDIV<2:0	>	0000
CM3CON ⁽¹⁾	0A94	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>	0000
CM3MSKSRC(1)	0A96	_	_	_	_		SELSR	CC<3:0>			SELSRC	B<3:0>			SELSRC	A<3:0>		0000
CM3MSKCON ⁽¹⁾	0A98	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR ⁽¹⁾	0A9A	_	_	_	_	_	_	_	_		C	FSEL<2:0	>	CFLTREN	(CFDIV<2:0	>	0000
CM4CON	0A9C	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL	_<1:0>	_	CREF	_	_	CCH	<1:0>	0000
CM4MSKSRC	0A9E	_	_		_		SELSR	CC<3:0>	-		SELSRC	B<3:0>	•		SELSRC	A<3:0>		0000
CM4MSKCON	0AA0	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM4FLTR	0AA2	_	_		_	_	_	_	_	—	C	FSEL<2:0	>	CFLTREN	(CFDIV<2:0	>	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are unavailable on dsPIC33EPXXXGP502/MC502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.

TABLE 4-43: CTMU REGISTER MAP

File N	lame	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUC	CON1	033A	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	_	_	_	_	_	_	_	_	0000
CTMUC	CON2	033C	EDG1MOD	EDG1POL		EDG1	SEL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2S	EL<3:0>		_	-	0000
CTMU	ICON	033E			ITRIM<5	5:0>			IRNG	<1:0>		_	_	_	_	_	-	_	0000

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: JTAG INTERFACE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0	_	—	_	_		JDATAH<27:16>									xxxx		
JDATAL	0FF2						JDATAL<15:0>									0000		

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 97

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER	<u>R 10-2: PMD</u> 2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2					
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		—		IC4MD	IC3MD	IC2MD	IC1MD				
bit 15							bit				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
				OC4MD	OC3MD	OC2MD	OC1MD				
bit 7							bit				
Legend:	1.1.1										
R = Readab		W = Writable b	Dit	•	nented bit, rea						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-12	Unimplemen	ted: Read as '0	,								
bit 11	-	t Capture 4 Mod									
	•	ture 4 module is									
	0 = Input Cap	oture 4 module is	s enabled								
bit 10	IC3MD: Input Capture 3 Module Disable bit										
		oture 3 module is									
		oture 3 module is									
bit 9		t Capture 2 Mod									
		oture 2 module is oture 2 module is									
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit								
	1 = Input Cap	oture 1 module is oture 1 module is	s disabled								
bit 7-4		ted: Read as '0									
bit 3	OC4MD: Out	put Compare 4	Module Disable	e bit							
		ompare 4 modul									
	-	ompare 4 modu									
bit 2		put Compare 3		e bit							
	•	ompare 3 modul									
L:1 4	-	ompare 3 modul		. h.:4							
bit 1		put Compare 2									
	\perp – Output Co	ompare 2 modu									
	0 = Output Co	ompare 2 modul	le is enabled								
bit 0	•	ompare 2 modul put Compare 1		e bit							
bit 0	OC1MD: Out	ompare 2 modul put Compare 1 l ompare 1 modul	Module Disable	e bit							

~

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

				DD20			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
				RP35	iR<5:0>		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 11-18: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP20	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP35R<5:0>: Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-19: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP37	′R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP36	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP37R<5:0>: Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP36R<5:0>: Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)

13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (32-bit timer pairs, and Timer3 and Timer5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, and T4CON, T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw); Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, 3, 4 and 5 can trigger a DMA data transfer.

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL increases
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB
bit 15	·	·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA
bit 7				TIOME	INDEX	QLD	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	QCAPEN: Q	EI Position Cou	nter Input Cap	ture Enable bit			
		tch event trigge					
		tch event does		-			
bit 14		Ax/QEBx/INDX	•	tal Filter Enable	e dit		
		digital filter is e digital filter is d		sed)			
bit 13-11		: QEAx/QEBx/II			Iter Clock Divid	le Select bits	
	111 = 1:128			9			
	110 = 1:64 cl	lock divide					
	101 = 1:32 cl						
	100 = 1:16 cl						
	011 = 1:8 clo 010 = 1:4 clo						
	001 = 1:4 Clo						
	000 = 1:1 clo						
bit 10-9	OUTFNC<1:	0>: QEI Module	Output Functi	on Mode Selec	ct bits		
		NCMPx pin goe	-			GEC	
		NCMPx pin goe					
		NCMPx pin goe	s high when P	$OS1CNT \ge QE$	IIGEC		
L:1 0	00 = Output i						
bit 8		ap QEA and QE	•				
		d QEBx are sw d QEBx are not		quadrature dec	coder logic		
bit 7	HOMPOL: H	OMEx Input Po	larity Select bit				
	1 = Input is in						
bit 6	0 = Input is n		ty Soloot hit				
	1 = Input is in	OXx Input Polari	ly Select bit				
	0 = Input is n						
bit 5	-	EBx Input Polar	itv Select bit				
	1 = Input is i	•	.,				
	0 = Input is r						
bit 4	QEAPOL: Q	EAx Input Polar	ity Select bit				
	1 = Input is i						
	0 = Input is r	not inverted					
bit 3	HOME: Statu						
DIL 3	HOME . Statu		out Pin Alter Po	olarity Control			
DIL 3	1 = Pin is at 0 = Pin is at	logic '1'	out Pin Aiter Po	bianty Control			

REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See **Section 30.0** "**Electrical Characteristics**" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL increases
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

NOTES:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—		—	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
							-
bit 15-7	Unimplemen	ted: Read as	ʻ0'				
oit 6-4	CFSEL<2:0>	: Comparator	Filter Input Clo	ock Select bits			
	111 = T5CLK		·				
	110 = T4CLK						
	101 = T3CLK	(⁽¹⁾					
	100 = T2CLK	(2)					
	011 = Reserv						
	010 = SYNC	01 ⁽³⁾					
	001 = Fosc ⁽⁴	1)					
	000 = FP ⁽⁴⁾						
bit 3		comparator Filt	er Enable bit				
	1 = Digital filt						
	•	er is disabled					
bit 2-0	CFDIV<2:0>:	: Comparator F	ilter Clock Div	vide Select bits			
	111 = Clock	Divide 1:128					
	110 = Clock	Divide 1:64					
	101 = Clock	Divide 1:32					
	100 = Clock	Divide 1:16					
	011 = Clock						
	010 = Clock						
	001 = Clock						
	000 = Clock	Divide 1:1					
Note 1: S	See the Type C Ti	mer Block Diag	gram (Figure 1	3-2).			
	See the Type B Ti						
• •					D: (E)		

REGISTER 25-6: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

- 3: See the High-Speed PWMx Module Register Interconnection Diagram (Figure 16-2).
 - 4: See the Oscillator System Diagram (Figure 9-1).

DC CHARACTERISTICS			(unless	s otherv	rating Co vise stat perature	ed) -40°C	s: 3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾			0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}$, $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ $IOL \le 5 \text{ mA}$, $+85^{\circ}\text{C} < \text{TA} \le +125^{\circ}\text{C}$
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	_		0.4	V	
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4		_	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$
DO20A	Von1	Output High Voltage	1.5(1)	_		V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		4x Source Driver Pins ⁽²⁾	2.0 ⁽¹⁾	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
			3.0(1)	_			$IOH \geq -7 \; mA, VDD = 3.3 V$
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5 ⁽¹⁾	—	—	V	$IOH \geq \textbf{-22 mA, VDD} = 3.3V$
			2.0 ⁽¹⁾	—	—	1	$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
			3.0(1)	_	—	1	IOH \geq -10 mA, VDD = 3.3V

TABLE 30-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<7:15> and RC3
 For 64-pin devices: RA4, RA9, RB<7:15>, RC3 and RC15

TABLE 30-13: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	DC CHARACTERISTICS		$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Param No.	Symbol	Characteristic	Min. ⁽²⁾	Тур.	Max.	Units	Conditions		
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.65	_	2.95	V	VDD (Notes 2 and 3)		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance.

2: Parameters are for design guidance only and are not tested in manufacturing.

3: The VBOR specification is relative to VDD.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X




FIGURE 30-34: ECANx MODULE I/O TIMING CHARACTERISTICS

TABLE 30-51: ECANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless	d Operati otherwis ng temper	e stated) ature -4	40°C ≤ TA	0V to 3.6V \leq +85°C for Industrial \leq +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. ⁽²⁾ Max.		Units	Conditions
CA10	TIOF	Port Output Fall Time	—	_		ns	See Parameter DO32
CA11	TioR	Port Output Rise Time	—	—	_	ns	See Parameter DO31
CA20	A20 TCWF Pulse Width to Trigger CAN Wake-up Filter		120		_	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-35: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 30-52: UARTX MODULE I/O TIMING REQUIREMENTS

AC CHARA				otherwi	se state	d)	: 3.0V to 3.6V ≤ +125°C
Param No. Symbol Characteristic ⁽¹⁾					Conditions		
UA10	TUABAUD	UARTx Baud Time	66.67		_	ns	
UA11	FBAUD	UARTx Baud Frequency	—		15	Mbps	
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_		ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions:3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions				
CTMU Curr	CTMU Current Source										
CTMUI1	Ιουτ1	Base Range ⁽¹⁾	0.29		0.77	μA	CTMUICON<9:8> = 01				
CTMUI2	IOUT2	10x Range ⁽¹⁾	3.85		7.7	μA	CTMUICON<9:8> = 10				
CTMUI3	Ιουτ3	100x Range ⁽¹⁾	38.5	_	77	μA	CTMUICON<9:8> = 11				
CTMUI4	IOUT4	1000x Range ⁽¹⁾	385	_	770	μA	CTMUICON<9:8> = 00				
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	_	0.598	_	V	TA = +25°C, CTMUICON<9:8> = 01				
			_	0.658	_	V	TA = +25°C, CTMUICON<9:8> = 10				
			_	0.721	_	V	TA = +25°C, CTMUICON<9:8> = 11				
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/ºC	CTMUICON<9:8> = 01				
		Change ^(1,2,3)	_	-1.74	_	mV/ºC	CTMUICON<9:8> = 10				
				-1.56	_	mV/ºC	CTMUICON<9:8> = 11				

TABLE 30-56: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing.

3: Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC configured for 10-bit mode
- ADC module configured for conversion speed of 500 ksps
- All PMDx bits are cleared (PMDx = 0)
- Executing a while(1) statement
- · Device operating from the FRC with no PLL

NOTES:

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	44			
Number of Pins per Side	ND	12			
Number of Pins per Side	NE	10			
Pitch	е	0.50 BSC			
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.025	-	0.075	
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	4.40	4.55	4.70	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.40	4.55	4.70	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.20	0.25	0.30	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A