



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (10.7K × 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc202t-e-ss


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)







4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data a single program memory word, and erase program memory in blocks or 'pages' of 1024 instructions (3072 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	Sleep mode	
PWRSAV	#IDLE_MODE	;	Put	the	device	into	Idle mode	

10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD ⁽¹⁾	PWMMD ⁽¹⁾	_
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD ⁽²⁾	AD1MD
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	1 = Timer5 m	5 Module Disal odule is disable odule is enable	ed				
bit 14	1 = Timer4 m	4 Module Disal odule is disable odule is enable	ed				
bit 13	1 = Timer3 m	3 Module Disal odule is disable odule is enable	ed				
bit 12	1 = Timer2 m	2 Module Disal odule is disable odule is enable	ed				
bit 11	1 = Timer1 m	1 Module Disal odule is disable odule is enable	ed				
bit 10	1 = QEI1 mod	11 Module Disa Iule is disablec Iule is enabled					
bit 9	1 = PWM mod	/M Module Dis dule is disabled dule is enabled	1				
bit 8	Unimplemen	ted: Read as '	כי				
bit 7	I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled						
bit 6	U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabled						
bit 5	1 = UART1 m	1 Module Disa odule is disabl odule is enable	ed				
bit 4	1 = SPI2 mod	2 Module Disa lule is disabled lule is enabled	ole bit				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

15.1.1 KEY RESOURCES

- "Output Compare" (DS70358) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools




FIGURE 16-2: HIGH-SPEED PWMx MODULE REGISTER INTERCONNECTION DIAGRAM

U-0 R/W-0 R/W R/W R/W </th <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>U-0</th> <th>U-0</th>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
U-0 U-0 RW-0 <	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—			
- BCH ⁽¹⁾ BCL ⁽¹⁾ BPH BPHL BPLH BPHH	bit 15							bit		
bit 7 t Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH bit 14 PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking is applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected Current-limit input 0 = Leading-Edge Blanking is applied to sel	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' nn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 1 = Falling edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 1 = Falling edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH 1 = Rising edge of PWMxH will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Rising edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Falling edge of PWMxL will trigget Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected Current-limit input 1 = Leading-Edge Blanking is not applied to selected current-limit input 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when Selected blanking signal is low 0 = No blanking when PWMxH dupt is high 0 = No blanking when PWMxH dupt signals) when PWMxH output is high 0 = No blanking when PWMxH tow Enable bit 1 = State blanking (of current-limit and/	_	_	BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH bit 14 PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH bit 13 PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL bit 13 PLR: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking is not applied to selected Fault input bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected current-limit input bit 5 BCH: Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input bit 9-6 Unimplemented: Read as '0' 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high bit 4 BCL: Blanking in Selected Blanking signal is high 1 = State blanking	bit 7							bit		
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH 11 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH 11 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores fising edge of PWMxL 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking signal Figh Enable bit 1 = State blanking in Selected Blanking Singal High Enable bit ⁽¹⁾ 1 = State blanking in Sel	Legend:									
 PHR: PWMxH Rising Edge Trigger Enable bit Rising edge of PWMxH will trigger Leading-Edge Blanking counter	R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
 1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxH PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH PLR: PVMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL Det Leading-Edge Blanking ignores ralling edge of PWMxL D = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking Signal High Enable bit 1 = Leading-Edge Blanking Signal Liph Enable bit⁽¹⁾ 1 = State blanking (or current-limit and/or Fault input signals) when selected blanking signal is high 0 = No blanking when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No b	-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown		
 1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxH bit 13 PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL. will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL. will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 12 FLTLEBEN: Fault Input Leading-Edge Blanking Counter 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = No blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when PWMxH output is nigh 0 = No bla	bit 15	1 = Rising ed	ge of PWMxH	will trigger Le	ading-Edge Bla					
 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores rising edge of PWMxL pLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = No blanking when selected Blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when PWMxH dutput is high 0 = No blanking when PWMxH Low Enable bit 1 = State blanking (of	bit 14	1 = Falling ed	lge of PWMxH	will trigger Le	eading-Edge Bla	0				
bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = Leading-Edge Blanking is ont applied to selected current-limit input 0 = No blanking when selected Blanking signal Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when P	bit 13	1 = Rising ed	ge of PWMxL	will trigger Le	ading-Edge Bla					
 1 = Leading-Edge Blanking is applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 0 = Leading-Edge Blanking is not applied to selected Fault input 1 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input 0 = No blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking in PWMxL Low Enable bit	bit 12	1 = Falling ed	lge of PWMxL	will trigger Le	ading-Edge Bla					
 1 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input bit 9-6 Unimplemented: Read as '0' bit 5 BCH: Blanking in Selected Blanking Signal High Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig 0 = No blanking when selected blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking when PWMxL output is low bit 1 BPLH: Blanking in PWMxL Ligh Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking in PWMxL Low Enable bit 1 = State blanking in PWMxL Low Enable bit 1 = State blanking in PWMxL output is high 	bit 11	1 = Leading-E	Edge Blanking	is applied to	selected Fault in	nput				
bit 5 BCH: Blanking in Selected Blanking Signal High Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low bit 3 BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 State blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxL output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit	bit 10	1 = Leading-E	Edge Blanking	is applied to	selected current	t-limit input				
 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is hig 0 = No blanking when selected blanking signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 0 = No blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high 0 = No blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is low 	bit 9-6	Unimplemen								
 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 	bit 5	BCH: Blanking in Selected Blanking Signal High Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high								
 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high bit 1 BPLH: Blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 	bit 4	BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low								
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low 0 = No blanking when PWMxH output is low bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 3	BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high								
bit 1 BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 2	BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low								
bit 0 BPLL: Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low	bit 1	BPLH: Blanking in PWMxL High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high								
\sim i	bit 0	BPLL: Blanki 1 = State blar	ng in PWMxL I hking (of currer	Low Enable b nt-limit and/or	it Fault input sigr	nals) when PWN	/IxL output is lo	w		

REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TERR	CNT<7:0>			
						bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		RERR	CNT<7:0>			
						bit 0
t = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
	R-0	R-0 R-0 it W = Writable b	TERR R-0 R-0 R-0 RERR it W = Writable bit	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT<7:0>	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT	TERRCNT<7:0> R-0 R-0 R-0 R-0 RERRCNT<7:0> U = Unimplemented bit, read as '0'

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	$10 = \text{Length is } 3 \times \text{Tq}$
	$01 = \text{Length is } 2 \times \text{T} Q$
	$00 = \text{Length is } 1 \times \text{Tq}$

```
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
```

```
11 1111 = TQ = 2 x 64 x 1/FCAN
```

•

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- 00 0000 = Tq = 2 x 1 x 1/FCAN

NOTES:

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM ⁽¹⁾
PTGO17	PWM Time Base Synchronous Source for PWM ⁽¹⁾
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG Output to PPS Input Selection
PTGO31	PTG Output to PPS Input Selection

TABLE 24-2: PTG OUTPUT DESCRIPTIONS

Note 1: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
CON	COE ⁽²⁾	CPOL	_	—	OPMODE	CEVT	COUT				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
EVPOL1	EVPOL0	—	CREF ⁽¹⁾	—	—	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾				
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15		p/Comparator									
		comparator is e									
		comparator is d									
bit 14	COE: Comparator Output Enable bit ⁽²⁾										
		 1 = Comparator output is present on the CxOUT pin 0 = Comparator output is internal only 									
bit 13		-	-	t bit							
	•	CPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted									
	0 = Compara	tor output is no	t inverted								
bit 12-11	Unimplemen	ted: Read as '	0'								
bit 10	OPMODE: O	p Amp/Compai	ator Operatio	n Mode Select	t bit						
		erates as an o erates as a co									
bit 9	CEVT: Comp	arator Event bi	t								
	interrupts	s until the bit is	cleared	VPOL<1:0> s	ettings occurred	; disables futur	e triggers an				
	•	ator event did n									
bit 8	COUT: Comparator Output bit										
	When CPOL = 0 (non-inverted polarity):										
	1 = VIN+ > VIN- $0 = VIN+ < VIN-$										
		= 1 (inverted p	olarity):								
	1 = VIN+ < VI	N-	<u> </u>								
	0 = VIN + > VI										

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3)

- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.
 - 2: This output is not available when OPMODE (CMxCON<10>) = 1.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	CVR2OE ⁽¹⁾	_		_	VREFSEL		_
bit 15							bit
D 444 0	DANIO		D 444.0	D 444 0	DAALO	DAMA	D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR10E ⁽¹⁾	CVRR	CVRSS ⁽²⁾	CVR3	CVR2	CVR1	CVR0
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplement						
bit 14		•	ige Reference	•	ble bit ⁽¹⁾		
			nected to the C onnected from		nin		
bit 13-11	Unimplement				F		
bit 10	-		age Reference	e Select bit			
	1 = CVREFIN =	-	U				
	0 = CVREFIN is	s generated by	y the resistor ne	etwork			
bit 9-8	Unimplement	ed: Read as '	0'				
bit 7			e Reference E				
			erence circuit is erence circuit is		wn		
bit 6	CVR1OE: Co	mparator Volta	ige Reference	1 Output Ena	ble bit ⁽¹⁾		
			n the CVREF1C		n		
bit 5	CVRR: Comp	arator Voltage	Reference Ra	nge Selection	n bit		
	1 = CVRSRC/2 0 = CVRSRC/3	•					
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit ⁽²⁾		
		0	erence source, erence source,	· ·	ref+) – (AVss) /dd – AVss		
bit 3-0	CVR<3:0> Co	mparator Volt	age Reference	Value Select	ion $0 \leq CVR < 3$:	$0> \le 15$ bits	
	When CVRR =		(CVRSRC)				
	When CVRR = CVREFIN = (CV	= 0:		(\mathbf{C})			

REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a \in \{b, c, d\}$	a is selected from the set of values b, c, d
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Base Instr #	Assembly Mnemonic					# of Cycles ⁽²⁾	Status Flags Affected	
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None	
		MOV	f	Move f to f	1	1	None	
		MOV	f,WREG	Move f to WREG	1	1	None	
		MOV	#litl6,Wn	Move 16-bit literal to Wn	1	1	None	
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None	
		MOV	Wn,f	Move Wn to f	1	1	None	
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None	
		MOV	WREG, f	Move WREG to f	1	1	None	
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None	
		MOV.D	Ws , Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None	
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None	
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None	
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None	
		MOVPAG	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None	
		MOVPAG	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None	
		MOVPAG	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None	
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Prefetch and store accumulator	1	1	None	
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB	
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB	
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd(1)	-(Multiply Wm by Wn) to Accumulator	1	1	None	
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB	

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

DC CHARACTER	ISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Тур.	Max.	Units Conditions					
DC61d	8		μΑ	-40°C				
DC61a	10	—	μA	+25°C	2.21/			
DC61b	12	—	μA	+85°C 3.3V				
DC61c	13	—	μA	+125°C				

TABLE 30-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT (Δ Iwdt)⁽¹⁾

Note 1: The \triangle IwDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

TABLE 30-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	Standard C (unless oth Operating t	nerwise st	ated) [·] e -40°C	≤ TA ≤ +8	5°C for Industrial 25°C for Extended				
Parameter No.	Doze Ratio	Units	Conditions						
Doze Current (IDOZE) ⁽¹⁾									
DC73a ⁽²⁾	35		1:2	mA	-40°C	3.3V	Fosc = 140 MHz		
DC73g	20	30	1:128	mA	-40 C	5.50	FUSC - 140 MINZ		
DC70a ⁽²⁾	35	_	1:2	mA	+25°C	3.3V	Fosc = 140 MHz		
DC70g	20	30	1:128	mA	+25 C	3.3V	FUSC = 140 MITZ		
DC71a ⁽²⁾	35	_	1:2	mA	105%0	2.21/			
DC71g	20	30	1:128	mA	+85°C	3.3V	Fosc = 140 MHz		
DC72a ⁽²⁾	28	—	1:2	mA	+125°C	2 21/	Ecco - 120 MH-		
DC72g	15	30	1:128	mA	+125 C	3.3V	Fosc = 120 MHz		

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) statement
- · JTAG is disabled
- 2: Parameter is characterized but not tested in manufacturing.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
DI60a	licl	Input Low Injection Current	0		₋₅ (4,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7		
DI60b	Іісн	Input High Injection Current	0		+5 ^(5,6,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁶⁾		
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁸⁾	_	+20 ⁽⁸⁾	mA	Absolute instantaneous sum of all \pm input injection cur- rents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.





FIGURE 30-3: I/O TIMING CHARACTERISTICS

TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol Characteristic		Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
DO31	TioR	Port Output Rise Time		5	10	ns	
DO32	TIOF	Port Output Fall Time	_	5	10	ns	
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS



Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.