

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (10.7K × 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFTLA Exposed Pad
Supplier Device Package	36-VTLA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc203t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams (Continued)**



# 1.0 DEVICE OVERVIEW


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Digital Signal Controller (DSC) and Microcontroller (MCU) devices.

dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

#### FIGURE 1-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X BLOCK DIAGRAM





#### FIGURE 4-5: PROGRAM MEMORY MAP FOR dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X AND PIC24EP512GP/MC20X DEVICES

# 4.2 Data Address Space

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a separate 16-bit-wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-7 through Figure 4-16.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes (32K words).

The base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all-zero word or byte is returned.

# 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

# 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

# 4.2.3 SFR SPACE


The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

# 4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





1:	CPU C	ORE RE	EGISTEI	R MAP F	OR dsF	PIC33EP	XXXMC	20X/50X	( AND d	sPIC33	EPXXX	GP50X	DEVICE	S ONL	Y (CON	TINUE	D)
Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
0044	VAR	_	US<	:1:0>	EDT DL<2:0> SATA SATB SATDW ACCSAT IPL3 SF						SFA	RND	IF	0020			
0046	XMODEN													<3:0>		0000	
0048		XMODSRT<15:0> -														0000	
004A		XMODEND<15:0> —													0001		
004C							YMC	DSRT<15:0	)>								0000
004E							YMC	DEND<15:0	)>								0001
0050	BREN							XBF	REV<14:0>								0000
0052	_	_							DISICNT<	13:0>							0000
0054	_	TBLPAG<7:0>											0000				
0058		MSTRPR<15:0>											0000				
	Addr. 0042 0044 0046 0048 0048 004A 004C 004C 004E 0050 0052 0054	Addr.         Bit 15           0042         OA           0044         VAR           0046         XMODEN           0048         -           0044         -           0045         -           0046         BREN           0047         -	Addr.         Bit 15         Bit 14           0042         OA         OB           0044         VAR         —           0046         XMODEN         YMODEN           0048         —	Addr.         Bit 15         Bit 14         Bit 13           0042         OA         OB         SA           0044         VAR         —         US<	Addr.         Bit 15         Bit 14         Bit 13         Bit 12           0042         OA         OB         SA         SB           0044         VAR         —         US<1:0>           0046         XMODEN         YMODEN         —         —           0048         —	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11           0042         OA         OB         SA         SB         OAB           0044         VAR         —         US<1:0>         EDT           0046         XMODEN         YMODEN         —         —         —           0048	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0042         OA         OB         SA         SB         OAB         SAB           0044         VAR         —         US<1:0>         EDT            0046         XMODEN         MODEN         —         —         BWM           0048	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0042         OA         OB         SA         SB         OAB         SAB         DA           0044         VAR         —         US<1:0>         EDT         DL<2:0>           0046         XMODEN         MODEN         —         —         BWM<3:0>           0048         —         —         —         BWM<3:0>         XMC           0040         —         —         —         BWM<3:0>         XMC           0044         O         —         —         —         MC           0048         —         —         —         —         MC           00404         —         —         —         —         MC           00404         —         —         —         —         YMC           00404         —         —         —         YMC         YMC           00410         —         —         —         YMC         YMC           0050         BREN         —         —         —         —         —           0051         —         — <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US&lt;1:0&gt;         EDT         DL&lt;2:0&gt;         D04         DC           0046         XMODEN         YMODEN         —         —         BWM&lt;3:0&gt;         XMODENDRT&lt;15:0</td> 0048            —         —         XMODENDRT<15:0	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US<1:0>         EDT         DL<2:0>         D04         DC           0046         XMODEN         YMODEN         —         —         BWM<3:0>         XMODENDRT<15:0	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70042OAOBSASBOABSABDADCIPL20044VARUS<1:0>EDT $DL<2:0>$ SATA0046XMODENYMODENBWM<3:0>SATA0048 $$ BWM<3:0>SATA0044 $$ BWM<3:0>SATA0048 $$ SATA0040 $$ BWM<3:0>0041 $$ $$ SATA0042 $$ $$ $$ 0043 $$ $$ $$ 0044 $$ $$ $$ 0045 $$ $$ $$ 0046 $$ $$ $$ 0050BREN $$ $$ $$ 0051 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 055 $$ $$ $$ $$ 054 $$ $$ $$ $$ 055 $$ $$ $$ $$ 056 $$ $$ $$ $$ 057 $$ $$ $$ $$	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 60042OAOBSASBOABSABDADCIPL2IPL10044VARUS<1:0>EDT $DL<2:0>$ SATASATB0046XMODENMODEN $BWM<3:0>$ VMODSRT<15:0>0048 $VMODEN$ $MMODENYWM0044VMODENMMODENYWM0045VMODENMMODENYWM0046VMODENMMODEN<15:0>YWM0047VMODENYMODEND<15:0>YWM0048VMODENYMODEND<15:0>YWM0049VMODENYMODEND<15:0>YMODEND0040VMODENYMODEND<15:0>YMODEND0050BRENVMODENUSICNT<13:0>00510054$	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW           0046         XMODEN         YMODEN         —         —         BUM<	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT           0046         XMODEN         MODEN           BWM<3:0>         YWM<:0>         YWM         YWM         YWM         YWM         YWM           BWM<3:0>         YWM         YWM	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3           0046         XMODEN         YMODEN           BWH<3:0>         YWMODSRT<15:0>         YWM          IPL3           0046         V           BWH<3:0>         YWMODSRT<15:0>         YWM           YMODSRT<15:0>         VWMOSRT<15:0>         VMODSRT<15:0>         VMODEN           YMODEN           YMODSRT<15:0>         VWMOSRT<15:0>         VWM            YMODSRT<15:0>         VWM	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20042OAOBSASBOABSABDADCIPL2IPL1IPL0RANOV0044VAR-US<1:0-	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND           0046         XMODEN         YMODEN         —         —         BWM<3:0>         YWM<3:0>         XWM<3:0>         XWM<3:0	Addr.         Bit 13         Bit 13         Bit 13         Bit 13         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z         C           0044         VAR         -         US<1:>         EDT         DL<2:>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0046         XMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0048         VMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SAT         RND         IFF           0044         U         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         -         -         -         -

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

TABLE 4	-12:	PWM RI	EGISTE	R MAP	FOR de	sPIC33E	PXXXN	AC20X/50	DX AND F	PIC24EP	PXXXM	C20X [	DEVICE	S ONI	_Y			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SY	NCSRC<	2:0>		SEV	/TPS<3:0>		0000
PTCON2	0C02	_	_	_	_	_	—	—	—	—	_	—	_	—		PCLKDIV<2:	0>	0000
PTPER	0C04		PTPER<15:0>													00F8		
SEVTCMP	0C06								SEVTCMP<	5:0>								0000
MDC	0C0A								MDC<15:	)>								0000
CHOP	0C1A	CHPCLKEN	_	_	_	_	_					CHOPCI	_K<9:0>					0000
PWMKEY	0C1E		PWMKEY<15:0>										0000					
Legend: -	– = unir	mplemented, re	ead as '0'.	Reset valu	es are show	vn in hexade	ecimal.											

# TABLE 4-13: PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

	10.						I OIT U					1102-						
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	:1:0>	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	T<1:0>	SWAP	OSYNC	C000
FCLCON1	0C24	_		(	CLSRC<4:	0>		CLPOL	CLMOD		FL	TSRC<4:	)>		FLTPOL	FLTMO	D<1:0>	0000
PDC1	0C26				PDC1<15:0>												FFF8	
PHASE1	0C28				PHASE1<15:0>													0000
DTR1	0C2A	_	_							DTR1<13:	0>							0000
ALTDTR1	0C2C	_	_						А	LTDTR1<1	3:0>							0000
TRIG1	0C32								TRGCMP<18	5:0>								0000
TRGCON1	0C34		TRGDI	V<3:0>		_	_	_	_	_	_			TRG	STRT<5:0	>		0000
LEBCON1	0C3A	PHR	PHF	PLR	PLF	PLF FLTLEBEN CLLEBEN — — — — BCH BCL BPHH BPHL BPLH BPLL										0000		
LEBDLY1	0C3C	_	_	—	—						LEB<11	:0>						0000
AUXCON1	0C3E	—	—	-     -     BLANKSEL<3:0>     -     -     CHOPSEL<3:0>     CHOPHEN     CHOPLEN     0								0000						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-24: CRC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	it 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 1								Bit 0	All Resets			
CRCCON1	0640	CRCEN	—	CSIDL		V	WORD<4:0	)>		CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	_	_	—	0000
CRCCON2	0642															0000		
CRCXORL	0644		X<15:1> —												_	0000		
CRCXORH	0646		X<31:16>												0000			
CRCDATL	0648								CRC Data	Input Low V	Vord							0000
CRCDATH	064A								CRC Data	Input High \	Vord							0000
CRCWDATL	064C		CRC Result Low Word											0000				
CRCWDATH	064E		CRC Result High Word											0000				

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the programmable CRC module.

# TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC202/502 AND PIC24EPXXXGP/MC202 DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	—	—		RP35R<5:0>						_	RP20R<5:0>						
RPOR1	0682	_	_		RP37R<5:0>						Ι	RP36R<5:0>						
RPOR2	0684	_	_		RP39R<5:0>						Ι	RP38R<5:0>						0000
RPOR3	0686	_	_		RP41R<5:0>					_	Ι	RP40R<5:0>					0000	
RPOR4	0688	_	_		RP43R<5:0>					—	_			RP42F	R<5:0>			0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-26: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC203/503 AND PIC24EPXXXGP/MC203 DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680		—		RP35R<5:0>					_	_			RP20F	२<5:0>			0000
RPOR1	0682	_	_		RP37R<5:0>						_	RP36R<5:0>						0000
RPOR2	0684	_	_		RP39R<5:0>						—		RP38R<5:0>					
RPOR3	0686	_	_			RP41F	२<5:0>			_	—			RP40F	R<5:0>			0000
RPOR4	0688	_	_			RP43F	۲<5:0>			_	_			RP42F	२<5:0>			0000
RPOR5	068A	_	_	_	_	_	_		_	_	_						0000	
RPOR6	068C	_	—	—	_	_	_	_	—	_	_	– RP56R<5:0>				0000		

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

# REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP118	3R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	_	—	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP118R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	—		RP120R<5:0>									
bit 7							bit 0					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

# 14.2 Input Capture Registers

## REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend: HC = Hardware Clearable H		it HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Stop in Idle Control bit
	1 = Input capture will Halt in CPU Idle mode
	0 = Input capture will continue to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture Timer Select bits
	111 = Peripheral clock (FP) is the clock source of the ICx
	110 = Reserved
	101 = Reserved
	100 = T1CLK is the clock source of the ICx (only the synchronous clock is supported) 011 = T5CLK is the clock source of the ICx
	010 = T4CLK is the clock source of the ICx
	001 = T2CLK is the clock source of the ICx
	000 = T3CLK is the clock source of the ICx
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
bit 4	1 = Input capture buffer overflow occurred
	0 = No input capture buffer overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty, at least one more capture value can be read
	0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Capture mode, every 16th rising edge (Prescaler Capture mode)
	<ul> <li>100 = Capture mode, every 4th rising edge (Prescaler Capture mode)</li> <li>011 = Capture mode, every rising edge (Simple Capture mode)</li> </ul>
	010 = Capture mode, every falling edge (Simple Capture mode)
	001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)
	000 = Input capture module is turned off

## REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- SPRE<2:0>: Secondary Prescale bits (Master mode)<sup>(3)</sup> bit 4-2 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1 000 = Secondary prescale 8:1 bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)<sup>(3)</sup> 11 = Primary prescale 1:1
  - 10 = Primary prescale 4:1
    - 01 = Primary prescale 16:1
    - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
  - 2: This bit must be cleared when FRMEN = 1.
  - 3: Do not set both primary and secondary prescalers to the value of 1:1.

# 19.0 INTER-INTEGRATED CIRCUIT<sup>™</sup> (I<sup>2</sup>C<sup>™</sup>)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70330) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.
  - 3: There are minimum bit rates of approximately FCY/512. As a result, high processor speeds may not support 100 Kbit/second operation. See timing specifications, IM10 and IM11, and the "Baud Rate Generator" in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two Inter-Integrated Circuit (I<sup>2</sup>C) modules: I2C1 and I2C2.

The  $l^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $l^2C$  serial communication standard, with a 16-bit interface.

The  $I^2C$  module has a 2-pin interface:

- · The SCLx pin is clock
- The SDAx pin is data

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation
- I<sup>2</sup>C Slave mode supports 7 and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7 and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly
- Intelligent Platform Management Interface (IPMI)
   support
- System Management Bus (SMBus) support

# 20.3 UARTx Control Registers

#### REGISTER 20-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1</sup>	) _	USIDL	IREN <sup>(2)</sup>	RTSMD		UEN1	UEN0
bit 15							bit
					<b>D</b> 444 A		
R/W-0, HC		R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit
Legend:		HC = Hardwar	e Clearable b	it			
R = Readal	ole bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15	1 = UARTx is	ARTx Enable bit s enabled; all UA s disabled; all UA	ARTx pins are				
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	USIDL: UAR	Tx Stop in Idle M	lode bit				
		nues module opera			le mode		
bit 12	1 = IrDA end	Encoder and De oder and decod oder and decod	er are enable	d			
bit 11	$1 = \overline{\text{UxRTS}} p$	le Selection for bin is in Simplex bin is in Flow Co	mode	t			
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	11 = UxTX, U 10 = UxTX, U 01 = UxTX, U	JARTx Pin Enab JxRX and BCLK JxRX, UxCTS ar JxRX and UxRT nd UxRX pins a atches	x p <u>ins are</u> ena nd UxRTS pin S pins are ena	s are enabled a abled and used;	nd used <sup>(4)</sup> 	controlled by PC	ORT latches <sup>(4</sup>
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode E	nable bit		
	in hardw	continues to sam are on the follow -up is enabled			generated on t	the falling edge	; bit is cleare
bit 6	LPBACK: UA	ARTx Loopback	Mode Select I	bit			
		Loopback mode k mode is disabl					
e	Refer to the " <b>UAI</b> enabling the UAF	RTx module for re	ceive or trans	mit operation.	-	<i>ce Manual"</i> for i	nformation or
2:	This feature is or	nly available for	the 16x BRG	mode (BRGH =	0).		
	This feature is or	-	=	-			
4	This fasture is ar	ly available on (	24 nin dovice	-			

4: This feature is only available on 64-pin devices.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

# REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

#### REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15		·					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MS	SK<1:0>	F2MS	K<1:0>	F1MS	K<1:0>	F0MS	K<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	01 = Accept	red ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contain	mask			
bit 13-12	F6MSK<1:0	>: Mask Source	for Filter 6 bit	s (same values	s as bits<15:14	>)	
bit 11-10	F5MSK<1:0	>: Mask Source	for Filter 5 bit	s (same values	s as bits<15:14	>)	
bit 9-8	F4MSK<1:0	>: Mask Source	for Filter 4 bit	s (same values	s as bits<15:14	>)	
bit 7-6	F3MSK<1:0	>: Mask Source	for Filter 3 bit	s (same values	s as bits<15:14	>)	
bit 5-4	F2MSK<1:0	>: Mask Source	for Filter 2 bit	s (same values	s as bits<15:14	>)	
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bits (same values as bits<15:14>)						
						. )	

# 23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet. refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows the ADC module to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

# 23.1 Key Features

# 23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- External voltage reference input pins
- · Simultaneous sampling of:
  - Up to four analog input pins
  - Three op amp outputs
  - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- Selectable conversion Trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

## 23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Min. Typ. Max. Units Conditions				
	VIL	Input Low Voltage						
DI10		Any I/O Pin and MCLR	Vss	—	0.2 VDD	V		
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled	
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMBus enabled	
	Vih	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant	0.8 VDD	—	Vdd	V	(Note 3)	
		I/O Pins 5V Tolerant and MCLR	0.8 VDD	—	5.5	V	(Note 3)	
		I/O Pins with SDAx, SCLx	0.8 VDD	—	5.5	V	SMBus disabled	
		I/O Pins with SDAx, SCLx	2.1	_	5.5	V	SMBus enabled	
	ICNPU	Change Notification Pull-up Current						
DI30			150	250	550	μA	VDD = 3.3V, VPIN = VSS	
	ICNPD	Change Notification Pull-Down Current <sup>(4)</sup>						
DI31			20	50	100	μA	Vdd = 3.3V, Vpin = Vdd	

#### TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (VSS 0.3). Characterized but not tested.

**5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

NOTES:

# 33.0 PACKAGING INFORMATION

# 33.1 Package Marking Information

# 28-Lead SPDIP



#### 28-Lead SOIC (.300")



28-Lead SSOP



Example dsPIC33EP64GP 502-I/SP@3 1310017

# Example



### Example



28-Lead QFN-S (6x6x0.9 mm)




Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

# 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

# TABLE A-5: MAJOR SECTION UPDATES (CONTINUED)