

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc204-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

		<u>~</u>				Re	mappa	ble P	eriphe	erals											
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbyte	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽²⁾	ECAN™ Technology	External Interrupts ⁽³⁾	I²C™	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	СТМИ	PTG	l/O Pins	Pins	Packages
PIC24EP32MC202	512	32	4																		
PIC24EP64MC202	1024	64	8																		SPDIP,
PIC24EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC,
PIC24EP256MC202	1024	256	32																		QFN-S
PIC24EP512MC202	1024	512	48																		
PIC24EP32MC203	512	32	4	-			_	4	0	0		0	0	4	•	2/4	V	Vee	05	20	
PIC24EP64MC203	1024	64	8	5	4	4	ю	1	2	2	_	3	2	1	8	3/4	res	res	25	30	VILA
PIC24EP32MC204	512	32	4																		
PIC24EP64MC204	1024	64	8																		VTLA ⁽⁵⁾ ,
PIC24EP128MC204	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44/	TQFP,
PIC24EP256MC204	1024	256	32																	40	UQFN
PIC24EP512MC204	1024	512	48																		
PIC24EP64MC206	1024	64	8																		
PIC24EP128MC206	1024	128	16	_					-			•									TQFP.
PIC24EP256MC206	1024	256	32	5	4	4	6	1	2	2	_	3	2	1	16	3/4	res	res	53	64	QFN
PIC24EP512MC206	1024	512	48																		
dsPIC33EP32MC202	512	32	4																		
dsPIC33EP64MC202	1024	64	8																		SPDIP,
dsPIC33EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC,
dsPIC33EP256MC202	1024	256	32																		QFN-S
dsPIC33EP512MC202	1024	512	48																		
dsPIC33EP32MC203	512	32	4	_		_			-	_		-	-		-						
dsPIC33EP64MC203	1024	64	8	5	4	4	6	1	2	2	—	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32MC204	512	32	4																		
dsPIC33EP64MC204	1024	64	8																		VTLA ⁽⁵⁾ ,
dsPIC33EP128MC204	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44/	TQFP,
dsPIC33EP256MC204	1024	256	32																	40	UQFN,
dsPIC33EP512MC204	1024	512	48																		
dsPIC33EP64MC206	1024	64	8																		
dsPIC33EP128MC206	1024	128	16	_					-			-	-								TOFP
dsPIC33EP256MC206	1024	256	32	5	4	4	6	1	2	2	—	3	2	1	16	3/4	Yes	Yes	53	64	QFN
dsPIC33EP512MC206	1024	512	48																		
dsPIC33EP32MC502	512	32	4																		
dsPIC33EP64MC502	1024	64	8																		SPDIP,
dsPIC33EP128MC502	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC,
dsPIC33EP256MC502	1024	256	32																		QFN-S
dsPIC33EP512MC502	1024	512	48																		_
dsPIC33EP32MC503	512	32	4	_		l .	6		_	6			-		_			~	a-		
dsPIC33EP64MC503	1024	64	8	5	4	4	6	1	2	2	1	3	2	1	8	3/4	res	res	25	36	VILA

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details. 2: Only SPI2 is remappable.

3: INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.



FIGURE 4-7: DATA MEMORY MAP FOR dsPIC33EP32MC20X/50X AND dsPIC33EP32GP50X DEVICES

IADLE 4-2	BLE 4-23: ECANT REGISTER MAP WHEN WIN (CTCTRET(0>) = 1 FOR dSPIC33EPXXXMC/GP30X DEVICES ONET (CONTINUED)																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	:15:8>				EID<7:0>					xxxx			
C1RXF12SID	0470		SID<10:3>							SID<2:0> — EXIDE — EID<17:16> ::					xxxx			
C1RXF12EID	0472				EID<	<15:8>				EID<7:0>					xxxx			
C1RXF13SID	0474		SID<10:3>							SID<2:0> — EXIDE — EID<17:16>					xxxx			
C1RXF13EID	0476		EID<15:8>							EID<7:0>					xxxx			
C1RXF14SID	0478		SID<10:3>							SID<2:0> — EXIDE — EID<17:16>					xxxx			
C1RXF14EID	047A				EID<	<15:8>				EID<7:0>					xxxx			
C1RXF15SID	047C		SID<10:3>						SID<2:0> — EXIDE — EID<17:16> xx					xxxx				
C1RXF15EID	047E		EID<15:8>							EID<7:0> xxx					xxxx			

ECANI DECISTED MAD WHEN WIN (CICTDI 1 -0.) 1 EOD doDIC22EDXXXMC/CDE0X DEVICES ONLY (CONTINUED) 1 22.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				INT1R<6:0>	>			—	-	-	_	—	—	—	—	0000
RPINR1	06A2	_	_	_	_	_	—	_	—	_				INT2R<6:0>	•			0000
RPINR3	06A6	_	_	_	_		_		—	_	T2CKR<6:0>							0000
RPINR7	06AE	_				IC2R<6:0>				_				IC1R<6:0>				0000
RPINR8	06B0					IC4R<6:0>				_				IC3R<6:0>				0000
RPINR11	06B6	_	_	_	_		_		—	_			(OCFAR<6:0	>			0000
RPINR12	06B8	_				FLT2R<6:0>	>			_	FLT1R<6:0>						0000	
RPINR14	06BC	_			(QEB1R<6:0	>						(QEA1R<6:0	>			0000
RPINR15	06BE				Н	OME1R<6:0	0>			_			I	NDX1R<6:0	>			0000
RPINR18	06C4		_	_	_	_	—	_	_	_	U1RXR<6:0>						0000	
RPINR19	06C6		_	_	_	_	—	_	_	_			ι	J2RXR<6:0	>			0000
RPINR22	06CC				S	CK2INR<6:	0>			_				SDI2R<6:0>	>			0000
RPINR23	06CE		_							_				SS2R<6:0>				0000
RPINR26	06D4							_	_	_	_	_	_	_	_	0000		
RPINR37	06EA		SYNCI1R<6:0>					_	_	_	_	_	_	_	_	0000		
RPINR38	06EC	_	DTCMP1R<6:0>				_						0000					
RPINR39	06EE	_		DTCMP3R<6:0>					_			D	TCMP2R<6:	0>			0000	

TABLE 4-29: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	—				INT1R<6:0>	•			_	—	_	—	_	—	—		0000
RPINR1	06A2	—	_	_	—	_	—	—	—	_				INT2R<6:0>	•			0000
RPINR3	06A6	—	_	_	—	_	—	—	—	_			-	T2CKR<6:0	>			0000
RPINR7	06AE	—				IC2R<6:0>				_				IC1R<6:0>				0000
RPINR8	06B0	_				IC4R<6:0>				_				IC3R<6:0>				0000
RPINR11	06B6	_	_	_	_	_	_	_	_	_			(DCFAR<6:0	>			0000
RPINR18	06C4	_	_	_	_	_	_	_	_	_			ι	J1RXR<6:0	>			0000
RPINR19	06C6	_	_	_	_	_	_	_	_	_			ι	J2RXR<6:0	>			0000
RPINR22	06CC	_			S	CK2INR<6:0)>			_				SDI2R<6:0>	>			0000
RPINR23	06CE	_	_	_	_	—	_	_	_	_				SS2R<6:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	ILR3	ILR2	ILR1	ILR0
bit 15	·					•	bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits			
	1111 = CPU	Interrupt Priori	y Level is 15				
	•						
	•						
	0001 = CPU 0000 = CPU	Interrupt Priorif Interrupt Priorif	y Level is 1 y Level is 0				
bit 7-0	VECNUM<7:0	D>: Vector Nun	- nber of Pendin	g Interrupt bits			
	11111111 = 2	255, Reserved	; do not use	0			
	•						
	•						
	•						
	00001001 =	9, IC1 – Input (Capture 1				
	00001000 =	8, INT0 – Exte	rnal Interrupt ()			
	00000111 = 00000110 = 00000110 = 00000110 = 00000110 = 00000100000000	7, Reserved; d	o not use				
	00000101 = 00000101 = 000000101 = 00000000	5. DMAC error	trap				
	00000100 =	4, Math error tr	ap				
	00000011 =	3, Stack error t	rap				
	00000010 = 2	2, Generic har	d trap				
	00000001 =	1, Address erro	or trap				
	0000000000	o, Oscillator la	nuap				

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	—	—	_	_	—	—	—
bit 15		·			·		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0
bit 7		•			·		bit 0
Legend:		S = Settable b	oit				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 15	FORCE: Forc	e DMA Transfe	er bit ⁽¹⁾				
	1 = Forces a	single DMA tra	insfer (Manua	l mode)			
	0 = Automati	c DMA transfer	initiation by D	MA request			
bit 14-8	Unimplemen	ted: Read as '	י)				
bit 7-0	IRQSEL<7:0>	-: DMA Periphe	eral IRQ Numl	ber Select bits			
	01000110 =	ECAN1 – TX D	ata Request ⁽²	2)			
	00100110 =	IC4 – Input Caj	oture 4				
	00100101 =	IC3 – Input Ca	oture 3				
	00100010 =	ECAN1 – RX D	Data Ready(2)				
	00100001 = 3	SPIZ Transfer I	Jone NDT2 Transmi	ittor			
	00011111 =	UART2RX - U	ART2 Receive	ar			
	0001110 = 00011100 = 000011100 = 000011000 = 00000000	TMR5 – Timer	5				
	00011011 =	TMR4 – Timer4	1				
	00011010 =	OC4 – Output	Compare 4				
	00011001 =	OC3 – Output (Compare 3				
	00001101 =	ADC1 – ADC1	Convert done	•			
	00001100 =	UART1TX – U/	ART1 Transm	itter			
	00001011 =	UART1RX – U	ART1 Receive	er			
	00001010 =	SPI1 – Transfe	r Done				
	00001000 =	TMR3 – Timera	3				
	00000111 =	100RZ - 100RZ	<u>Compore 2</u>				
	00000110 = 0	IC2 – Duipui V	oture 2				
	00000101 = 0	OC1 = Outout 0	Compare 1				
	00000001 =	IC1 – Input Ca	oture 1				
	00000000 =	INT0 – Externa	I Interrupt 0				

REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
 - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - $\label{eq:constraint} \textbf{2:} \quad \text{This bit is cleared when the ROI bit is set and an interrupt occurs.}$
 - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	Sleep mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	Idle mode

10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

11.5 I/O Helpful Tips

- In some cases, certain pins, as defined in Table 30-11, under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD - 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.

5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = 2.4V @ IOH = -8 mA and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 30.0 "Electrical Characteristics" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input provided there is no external analog input, such as for a built-in self-test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U1RXR<6:0	>		
bit 7							bit 0

REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-0 U1RXR<6:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_		_	—	_	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U2RXR<6:0>	>		
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

^{0000000 =} Input tied to Vss

15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0		
		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB		
bit 15							bit 8		
R/W-0	U-0	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0		
ENFLTA		OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0		
bit 7							bit 0		
Legend:		HSC = Hardw	are Settable/Cl	earable bit					
R = Reada	ble bit	W = Writable I	W = Writable bit U = Unimplemented bit, read			as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	s cleared x = Bit i		nown		
bit 15-14	Unimplemen	ted: Read as '0	,						
bit 13	OCSIDL: Out	put Compare x	Stop in Idle Mo	de Control bit					
	1 = Output C	ompare x Halts	in CPU Idle me	ode vin CBUUdio m	odo				
hit 12₋10			nare v Clock S	ellect hits	oue				
511 12-10	111 = Periph	eral clock (FP)							
	110 = Reserv	/ed							
	101 = PTGO	x clock ⁽²⁾							
	100 = T1CLK	is the clock sou	urce of the OC	x (only the sync	chronous clock	is supported)			
	010 = T4CLK	is the clock so	urce of the OC	^ K					
	001 = T3CLK	is the clock sou	urce of the OC:	ĸ					
	000 = T2CLK	is the clock sou	urce of the OC:	x					
bit 9	Unimplemen	ted: Read as '0)'						
bit 8	ENFLTB: Fau	ult B Input Enab	le bit						
	1 = Output C 0 = Output C	ompare Fault B	input (OCFB)	is enabled					
bit 7	FNFI TA: Fau	ult A Input Enab	le hit						
1 = Outr		= Output Compare Fault A input (OCFA) is enabled							
	0 = Output C	ompare Fault A	input (OCFA)	is disabled					
bit 6	Unimplemen	ted: Read as '0	1						
bit 5	OCFLTB: PW	/M Fault B Cond	dition Status bit	:					
	1 = PWM Fa	ult B condition of	on OCFB pin ha	as occurred					
	0 = No PWM	Fault B condition	on on OCFB pi	n has occurred					
bit 4	OCFLTA: PWM Fault A Condition Status bit								
	1 = PWMFa 0 = NoPWM	ult A condition o	on OCFA pin ha on OCFA pi	as occurred					
Note 1:	OCxR and OCxF	RS are double-b	uffered in PWN	A mode only.					
2:	Each Output Compare x module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger								
	PTGO4 = OC1			ni.					
	PTGO5 = OC2								
	PTGO6 = OC3								
	PTGO7 = OC4								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	
bit 15	1		1		1		bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	BCH(")	BCL	BPHH	BPHL	BPLH	BPLL	
bit /							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	= Bit is unknown	
							,	
bit 15	PHR: PWMxH	Rising Edge	Trigger Enabl	e bit				
	\perp = Rising edg 0 = Leading-E	ge of PyvivixH v Edge Blanking i	anores risina	ading-Edge Bla edge of PWM	anking counter kH			
bit 14	PHF: PWMxH	Falling Edge	Trigger Enabl	e bit				
	1 = Falling ed	ge of PWMxH	will trigger Le	ading-Edge Bla	anking counter			
	0 = Leading-E	Edge Blanking i	gnores falling	edge of PWM	хH			
bit 13	PLR: PWMxL	. Rising Edge T	rigger Enable	e bit Inding Edgo Blo	nking countor			
	0 = Leading-E	Edge Blanking i	gnores rising	edge of PWM	kL			
bit 12	PLF: PWMxL	Falling Edge T	rigger Enable	e bit				
	1 = Falling ed	ge of PWMxL	will trigger Le	ading-Edge Bla	anking counter			
	0 = Leading-E	Edge Blanking i	gnores falling	gedge of PWM	xL			
bit 11	1 = Leading-F	-ault Input Lea Edge Blanking i	ding-Edge Bla	anking Enable	bit			
	0 = Leading-E	Edge Blanking i	s not applied	to selected Fa	ult input			
bit 10	CLLEBEN: C	urrent-Limit Le	ading-Edge E	Blanking Enable	e bit			
	1 = Leading-E	Edge Blanking i	s applied to s	elected curren	t-limit input			
hit 0.6	0 = Leading-E	tode Blanking I	s not applied	to selected cul	rrent-limit input			
bit 5	BCH Blankin	a in Selected F	J Blanking Sign	al High Enable	hit(1)			
bit 5	1 = State blan	kina (of curren	t-limit and/or	Fault input sigr	nals) when seled	ted blanking s	ianal is hiah	
	0 = No blankii	ng when select	ed blanking s	ignal is high	,	J	0 0	
bit 4	BCL: Blanking	g in Selected B	lanking Signa	al Low Enable I	bit ⁽¹⁾			
	1 = State blan	iking (of curren	t-limit and/or	Fault input sigr	nals) when seled	ted blanking s	ignal is low	
bit 3	BPHH: Blanki	ing in PWMxH	High Enable	hit				
bit o	1 = State blan	iking (of curren	t-limit and/or	Fault input sigr	nals) when PWN	1xH output is h	igh	
	0 = No blanki	ng when PWM	xH output is h	nigh		·	-	
bit 2	BPHL: Blanki	ng in PWMxH	Low Enable b	pit				
	1 = State blan 0 = No blankii	nking (of curren ng when PWM	t-limit and/or xH output is le	Fault input sigr ow	nals) when PWN	1xH output is lo	W	
bit 1	BPLH: Blanki	ng in PWMxL I	High Enable b	bit				
	1 = State blan 0 = No blankii	nking (of curren ng when PWM	t-limit and/or xL output is h	Fault input sigr igh	nals) when PWN	1xL output is hi	igh	
bit 0	BPLL: Blanki	ng in PWMxL L	ow Enable b	it				
	1 = State blan	king (of curren	t-limit and/or	Fault input sigr	nals) when PWN	1xL output is lo	W	
	v = i N o diankii		x∟ output is io	JW .				

REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

21.2 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CxCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CxCTRL1<7:5>). The module does not change the mode and the OPMODEx bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3 ECAN Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

21.3.1 KEY RESOURCES

- "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

22.2 CTMU Control Registers

REGISTER	22-1. CTW		CONTROL	REGISTER	1		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN ⁽¹⁾	CTTRIG
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	_		_	_
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		iown	
bit 15	CTMUEN: C	TMU Enable bit					
	1 = Module i	s enabled					
	0 = Module i	s disabled					
bit 14	Unimplemen	nted: Read as '0'					
bit 13	CTMUSIDL:	CTMU Stop in Id	le Mode bit				
	1 = Discontir	nues module ope	eration when a	device enters lo	dle mode		
	0 = Continue	es module operat	ion in Idle mo	ode			
bit 12	TGEN: Time	Generation Enab	ole bit				
	1 = Enables	edge delay gene	eration				
	0 = Disables	edge delay gene	eration				
bit 11	EDGEN: Edg	e Enable bit					

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.)

- 0 = Software is used to trigger edges (manual set of EDGxSTAT)
- bit 10 EDGSEQEN: Edge Sequence Enable bit
 - 1 = Edge 1 event must occur before Edge 2 event can occur
 - 0 = No edge sequence is needed
- bit 9 IDISSEN: Analog Current Source Control bit⁽¹⁾
 - 1 = Analog current source output is grounded
 - 0 = Analog current source output is not grounded
- bit 8 CTTRIG: ADC Trigger Control bit
 - 1 = CTMU triggers ADC start of conversion
 - 0 = CTMU does not trigger ADC start of conversion
- bit 7-0 Unimplemented: Read as '0'
- **Note 1:** The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	—	PTGWDT2	PTGWDT1	PTGWDT0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplei	mented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13 bit 12-8	PTGCLK<2:0 111 = Reserv 110 = Reserv 101 = PTG m 010 = PTG m 011 = PTG m 010 = PTG m 001 = PTG m 000 = PTG m PTGDIV<4:02	 Select PTG red odule clock so 	Module Clock urce will be T3 urce will be T2 urce will be T1 urce will be TA urce will be F6 urce will be F6 Clock Presca	Source bits CLK CLK CLK D SSC S ler (divider) bi	ts		
	11111 = Divic 11110 = Divic • • • • • • • • • • • • • • • • • • •	de-by-32 de-by-31 de-by-2 de-by-1					
bit 7-4	PTGPWD<3:0	0>: PTG Trigge	er Output Pulse	e-Width bits			
	1111 = All trig 1110 = All trig • • • • • • • • • • • • • • • • • • •	gger outputs ar gger outputs ar gger outputs ar gger outputs ar	e 16 PTG cloc e 15 PTG cloc e 2 PTG clock e 1 PTG clock	k cycles wide k cycles wide cycles wide cycles wide			
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	PTGWDT<2:0	0>: Select PTG	Watchdog Tir	mer Time-out	Count Value bits	3	
	111 = Watcho 110 = Watcho 101 = Watcho 100 = Watcho 011 = Watcho 010 = Watcho 001 = Watcho 000 = Watcho	dog Timer will t dog Timer is dis	ime-out after 5 ime-out after 2 ime-out after 1 ime-out after 3 ime-out after 3 ime-out after 1 ime-out after 8 sabled	512 PTG clock 256 PTG clock 28 PTG clock 54 PTG clock 54 PTG clocks 52 PTG clocks 53 PTG clocks	S S S		

REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

bit 3-0	Step Command	OPTION<3:0>	Option Description		
	PTGCTRL(1)	0000	Reserved.		
	0001		Reserved.		
		0010	Disable Step Delay Timer (PTGSD).		
		0011	Reserved.		
		0100	Reserved.		
		0101	Reserved.		
		0110	Enable Step Delay Timer (PTGSD).		
		0111	Reserved.		
		1000	Start and wait for the PTG Timer0 to match the Timer0 Limit Register.		
		1001	Start and wait for the PTG Timer1 to match the Timer1 Limit Register.		
		1010	Reserved.		
		1011	Wait for the software trigger bit transition from low-to-high before continuing (PTGSWT = 0 to 1).		
		1100	Copy contents of the Counter 0 register to the AD1CHS0 register.		
		1101	Copy contents of the Counter 1 register to the AD1CHS0 register.		
		1110	Copy contents of the Literal 0 register to the AD1CHS0 register.		
		1111	Generate triggers indicated in the Broadcast Trigger Enable register (PTGBTE).		
	PTGADD(1)	0000	Add contents of the PTGADJ register to the Counter 0 Limit register (PTGC0LIM).		
		0001	Add contents of the PTGADJ register to the Counter 1 Limit register (PTGC1LIM).		
		0010	Add contents of the PTGADJ register to the Timer0 Limit register (PTGT0LIM).		
		0011	Add contents of the PTGADJ register to the Timer1 Limit register (PTGT1LIM).		
		0100	Add contents of the PTGADJ register to the Step Delay Limit register (PTGSDLIM).		
		0101	Add contents of the PTGADJ register to the Literal 0 register (PTGL0).		
		0110	Reserved.		
		0111	Reserved.		
	PTGCOPY(1)	1000	Copy contents of the PTGHOLD register to the Counter 0 Limit register (PTGC0LIM).		
		1001	Copy contents of the PTGHOLD register to the Counter 1 Limit register (PTGC1LIM).		
		1010	Copy contents of the PTGHOLD register to the Timer0 Limit register (PTGT0LIM).		
		1011	Copy contents of the PTGHOLD register to the Timer1 Limit register (PTGT1LIM).		
		1100	Copy contents of the PTGHOLD register to the Step Delay Limit register (PTGSDLIM).		
		1101	Copy contents of the PTGHOLD register to the Literal 0 register (PTGL0).		
		1110	Reserved.		
		1111	Reserved.		

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

Bit Field	Description
GCP	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	 Two-Speed Oscillator Start-up Enable bit 1 = Start up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start up device with user-selected oscillator source
PWMLOCK ⁽¹⁾	PWM Lock Enable bit 1 = Certain PWM registers may only be written after a key sequence 0 = PWM registers may be written without a key sequence
FNOSC<2:0>	Oscillator Selection bits 111 = Fast RC Oscillator with Divide-by-N (FRCDIVN) 110 = Fast RC Oscillator with Divide-by-16 (FRCDIV16) 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use 011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is a general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	 Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	PLL Lock Enable bit 1 = PLL lock is enabled 0 = PLL lock is disabled

TABLE 27-2: CONFIGURATION BITS DESCRIPTION

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.



FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

TABLE A-6:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Cover Section	Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change
	Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	Corrects address range from 0x2FFF to 0x7FFF
	 Corrects DSRPAG and DSWPAG (now 3 hex digits)
	 Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program Memory"	Corrects descriptions of NVM registers
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module	
(dsPIC33EPXXXMC20X/50X	
Devices Only)"	
Section 19.0 "Inter-	Adds note to clarify that 100kbit/sec operation of I ² C is not possible at high processor
Integrated Circuit™ (I ² C™)"	speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	 Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	• Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	 Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High-	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)
Temperature Electrical Characteristics"	