

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc502t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Referenced Sources


This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33EP64MC506 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "Program Memory" (DS70613)
- "Flash Programming" (DS70609)
- "Interrupts" (DS70600)
- "Oscillator" (DS70580)
- "Reset" (DS70602)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70598)
- "Timers" (DS70362)
- "Input Capture" (DS70352)
- "Output Compare" (DS70358)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70601)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "UART" (DS70582)
- "Serial Peripheral Interface (SPI)" (DS70569)
- "Inter-Integrated Circuit (I²C[™])" (DS70330)
- "Enhanced Controller Area Network (ECAN™)" (DS70353)
- "Direct Memory Access (DMA)" (DS70348)
- "CodeGuard™ Security" (DS70634)
- "Programming and Diagnostics" (DS70608)
- "Op Amp/Comparator" (DS70357)
- "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "Device Configuration" (DS70618)
- "Peripheral Trigger Generator (PTG)" (DS70669)
- "Charge Time Measurement Unit (CTMU)" (DS70661)





Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	0.0	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your brouger.
	this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

9.2.1 KEY RESOURCES

- "Oscillator" (DS70580) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER	<u>R 10-2: PMD</u> 2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2					
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		_		IC4MD	IC3MD	IC2MD	IC1MD				
bit 15							bit				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
				OC4MD	OC3MD	OC2MD	OC1MD				
bit 7							bit				
Legend:	1.1.1										
R = Readab		W = Writable b	Dit	•	nented bit, rea						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-12	Unimplemen	ted: Read as '0	,								
bit 11	-										
	•	IC4MD: Input Capture 4 Module Disable bit 1 = Input Capture 4 module is disabled									
	0 = Input Cap	0 = Input Capture 4 module is enabled									
bit 10	IC3MD: Input Capture 3 Module Disable bit										
	1 = Input Capture 3 module is disabled										
		oture 3 module is									
bit 9		IC2MD: Input Capture 2 Module Disable bit									
		oture 2 module is oture 2 module is									
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit								
	1 = Input Cap	oture 1 module is oture 1 module is	s disabled								
bit 7-4		ted: Read as '0									
bit 3	OC4MD: Out	put Compare 4	Module Disable	e bit							
		ompare 4 modul									
	0 = Output Compare 4 module is enabled										
bit 2		OC3MD: Output Compare 3 Module Disable bit									
	1 = Output Compare 3 module is disabled										
L:1 4	-	0 = Output Compare 3 module is enabled									
bit 1		OC2MD: Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled									
	\perp – Output Co	ompare z mouu									
	0 = Output Co	ompare 2 modul	le is enabled								
bit 0		ompare 2 modul put Compare 1		e bit							
bit 0	OC1MD: Out	ompare 2 modul put Compare 1 l ompare 1 modul	Module Disable	e bit							

~

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—		RP39R<5:0>							
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP38	R<5:0>					
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown						
bit 15-14	Unimplemer	nted: Read as '	0'							
bit 13-8	RP39R<5:0>	: Peripheral Ou	Peripheral Output Function is Assigned to RP39 Output Pin bits							

REGISTER 11-20: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

	(see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits
	(see Table 11-3 for peripheral function numbers)

REGISTER 11-21: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP41R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP40	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP41R<5:0>:** Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL increases
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

bit 2	HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 1	IDXIRQ: Status Flag for Index Event Status bit 1 = Index event has occurred 0 = No Index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—	—	_	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	<u> </u>	—	_		_	FRMDLY	SPIBEN			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable b	pit	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15	FRMEN: Fra	FRMEN: Framed SPIx Support bit								
		SPIx support is e SPIx support is d		x pin is used as	Frame Sync	oulse input/outpu	it)			
bit 14	SPIFSD: Fra	SPIFSD: Frame Sync Pulse Direction Control bit								
		ync pulse input (ync pulse output								
bit 13	FRMPOL: Fr	FRMPOL: Frame Sync Pulse Polarity bit								
	1 = Frame Sync pulse is active-high									
		ync pulse is activ								
bit 12-2	-	nted: Read as '0								
bit 1		FRMDLY: Frame Sync Pulse Edge Select bit								
		ync pulse coincio ync pulse preceo								
bit 0	SPIBEN: En	hanced Buffer Er	nable bit							
		d buffer is enable								
	0 = Enhance	d buffer is disabl	ed (Standa	rd mode)						

REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15				·	•	·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7				•		bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimple	mented bit, rea	d as '0'		
-n = Value at F			x = Bit is unk	nown			

REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

Note 1: On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

2: CSSx = ANx, where x = 0-15.

24.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Peripheral Trigger Generator (PTG)" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

24.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands, called "Steps", that the user writes to the PTG Queue registers (PTGQUE0-PTGQUE7), which perform operations, such as wait for input signal, generate output trigger and wait for timer.

The PTG module has the following major features:

- Multiple clock sources
- Two 16-bit general purpose timers
- Two 16-bit general limit counters
- Configurable for rising or falling edge triggering
- Generates processor interrupts to include:
 - Four configurable processor interrupts
 - Interrupt on a Step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to receive trigger signals from these peripherals:
 - ADC
 - PWM
 - Output Compare
 - Input Capture
 - Op Amp/Comparator
 - INT2
- Able to trigger or synchronize to these peripherals:
 - Watchdog Timer
 - Output Compare
 - Input Capture
 - ADC
 - PWM
- Op Amp/Comparator

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 10 = Single level detect with Step delay executed on exit of command
 - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0
bit 15	1	1	1				bit
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDTC
bit 7							bit
Legend:							
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	111 = Reserv 110 = Reserv 101 = PTG m 100 = PTG m 011 = PTG m 010 = PTG m 001 = PTG m		urce will be T3 urce will be T2 urce will be T1 urce will be TA urce will be Fc	BCLK PCLK ICLK D DSC			
bit 12-8	PTGDIV<4:0> 11111 = Divic 11110 = Divic	de-by-31 de-by-2	Clock Presca	ler (divider) bi	ts		
bit 7-4	PTGPWD<3:0 1111 = All trig 1110 = All trig 0001 = All trig	D>: PTG Trigge gger outputs ar gger outputs ar gger outputs ar	e 16 PTG cloc e 15 PTG cloc e 2 PTG clock	k cycles wide k cycles wide cycles wide			
bit 3	-	ted: Read as '					
bit 2-0	PTGWDT<2:0 111 = Watcho 110 = Watcho 101 = Watcho 011 = Watcho 011 = Watcho 010 = Watcho 010 = Watcho		Watchdog Tir ime-out after 5 ime-out after 2 ime-out after 1 ime-out after 3 ime-out after 3 ime-out after 1 ime-out after 8	12 PTG clock 56 PTG clock 28 PTG clock 4 PTG clocks 2 PTG clocks 6 PTG clocks 6 PTG clocks	S S	5	

REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X


U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0		
	CVR2OE ⁽¹⁾	_		_	VREFSEL		_		
bit 15							bit		
D 444 0	DANIO		D 444.0	D 444 0	DAALO	DAMA	D 444 0		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CVREN	CVR10E ⁽¹⁾	CVRR	CVRSS ⁽²⁾	CVR3	CVR2	CVR1	CVR0		
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	iown		
bit 15	Unimplement								
bit 14		•	ige Reference	•	ble bit ⁽¹⁾				
			nected to the C onnected from		nin				
bit 13-11	Unimplement				F				
bit 10	-		age Reference	e Select bit					
	1 = CVREFIN = VREF+								
	0 = CVREFIN is	s generated by	y the resistor ne	etwork					
bit 9-8	Unimplement	ed: Read as '	0'						
bit 7	CVREN: Comparator Voltage Reference Enable bit								
			erence circuit is erence circuit is		wn				
bit 6	CVR1OE: Co	mparator Volta	ige Reference	1 Output Ena	ble bit ⁽¹⁾				
			n the CVREF1C		n				
bit 5	CVRR: Comparator Voltage Reference Range Selection bit								
	1 = CVRSRC/2 0 = CVRSRC/3	•							
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit ⁽²⁾				
		0	erence source, erence source,	· ·	ref+) – (AVss) /dd – AVss				
bit 3-0	CVR<3:0> Co	mparator Volt	age Reference	Value Select	ion $0 \leq CVR < 3$:	$0> \le 15$ bits			
	When CVRR =		(CVRSRC)						
	When CVRR = CVREFIN = (CV	= 0:		(\mathbf{C})					


REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1 7.50 BSC			
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2

Revision C (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 20.1 "UART Helpful Tips" and Section 3.6 "CPU Resources". All occurrences of TLA were updated to VTLA throughout the document, with the exception of the pin diagrams (updated diagrams were not available at time of publication).

A new chapter, Section 31.0 "DC and AC Device Characteristics Graphs", was added.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 256-Kbyte Flash and 32-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
Section 1.0 "Device Overview"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X Block Diagram (see Figure 1-1), which now contains a CPU block and a reference to the CPU diagram. Updated the description and Note references in the Pinout I/O Descriptions for these
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers"	pins: C1IN2-, C2IN2-, C3IN2-, OA1OUT, OA2OUT, and OA3OUT (see Table 1-1). Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 3.0 "CPU"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X CPU Block Diagram (see Figure 3-1). Updated the Status register definition in the Programmer's Model (see Figure 3-2).
Section 4.0 "Memory Organization"	Updated the Data Memory Maps (see Figure 4-6 and Figure 4-11). Removed the DCB<1:0> bits from the OC1CON2, OC2CON2, OC3CON2, and OC4CON2 registers in the Output Compare 1 Through Output Compare 4 Register Map (see Table 4-10). Added the TRIG1 and TRGCON1 registers to the PWM Generator 1 Register Map (see Table 4-13). Added the TRIG2 and TRGCON2 registers to the PWM Generator 2 Register Map (see Table 4-14). Added the TRIG3 and TRGCON3 registers to the PWM Generator 3 Register Map (see Table 4-15). Updated the second note in Section 4.7.1 "Bit-Reversed Addressing Implementation".
Section 8.0 "Direct Memory Access (DMA)"	Updated the DMA Controller diagram (see Figure 8-1).
Section 14.0 "Input Capture"	Updated the bit values for the ICx clock source of the ICTSEL<12:10> bits in the ICxCON1 register (see Register 14-1).
Section 15.0 "Output Compare"	Updated the bit values for the OCx clock source of the OCTSEL<2:0> bits in the OCxCON1 register (see Register 15-1). Removed the DCB<1:0> bits from the Output Compare x Control Register 2 (see Register 15-2).

TABLE A-2: MAJOR SECTION UPDATES

DMAxSTAH (DMA Channel x	
Start Address A, High)	144
DMAxSTAL (DMA Channel x	
Start Address A, Low)	144
DMAxSTBH (DMA Channel x	
Start Address B, High)	145
DMAxSTBL (DMA Channel x	
Start Address B, Low)	145
DSADRH (DMA Most Recent RAM	4 4 7
High Address)	147
DSADRL (DMA Most Recent RAM	1 4 7
Low Address) DTRx (PWMx Dead-Time)	
FCLCONx (PWMx Fault Current-Limit Control)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	280
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
INDX1CNTH (Index Counter 1 High Word)	
INDX1CNTL (Index Counter 1 Low Word)	259
INDX1HLD (Index Counter 1 Hold)	
INT1HLDH (Interval 1 Timer Hold High Word)	
INT1HLDL (Interval 1 Timer Hold Low Word)	
INT1TMRH (Interval 1 Timer High Word)	
INT1TMRL (Interval 1 Timer Low Word)	263
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	136
INTCON2 (Interrupt Control 3)	
INTCON4 (Interrupt Control 4)	
INTTREG (Interrupt Control and Status)	
IOCONx (PWMx I/O Control)	240
LEBCONx (PWMx Leading-Edge	- · -
Blanking Control)	245
Blanking Control) LEBDLYx (PWMx Leading-Edge	
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay)	246
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle)	246 234
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High)	246 234 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low)	246 234 122 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control)	246 234 122 122 121
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key)	246 234 122 122 121 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1)	246 234 122 122 121 122 221
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2)	246 234 122 122 121 122 221 223
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control)	246 234 122 122 121 122 221 223 156
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning)	246 234 122 121 121 221 223 156 161
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle)	246 234 122 122 121 221 223 156 161 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning)	246 234 122 121 121 221 223 156 161 237 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift)	246 234 122 121 122 221 223 156 161 237 237 237 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor)	246 234 122 121 122 221 223 156 161 237 237 237 160 166
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	246 234 122 121 122 221 223 156 161 237 237 160 166 168 169 169 170
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 170 171
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD7 (Peripheral Module Disable Control 7)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 170 171 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word)	246 234 122 121 122 221 223 156 161 161 160 166 168 169 169 170 171 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1LNTL (Position Counter 1 Hold)	246 234 122 121 122 221 223 156 161 237 160 160 168 169 169 170 171 258 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1LNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 121 122 221 223 156 161 237 160 160 168 169 169 170 171 258 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 122 121 221 223 156 161 237 160 160 168 168 169 170 171 258 258 230
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD5 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1HLD (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 171 258 258 258 230 232
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON2 (PWMx Time Base Control) PTCON2 (PWMx Primary Master Clock Divider Select 2) PTGADJ (PTG Adjust)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169 169 170 258 258 258 230 232 348
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable)	246 234 122 122 121 223 156 161 237 160 161 160 160 168 169 169 171 258 258 258 258 230 232 348 343
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON2 (PWMx Time Base Control) PTCON2 (PWMx Primary Master Clock Divider Select 2) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable) PTGCOLIM (PTG Counter 0 Limit)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169 169 170 258 258 258 258 230 232 348 343 346
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169 169 169 170 258 258 258 258 230 348 343 346 347

PTGCST (PTG Control/Status)	340
PTGHOLD (PTG Hold)	347
PTGL0 (PTG Literal 0)	
PTGQPTR (PTG Step Queue Pointer)	
PTGQUEx (PTG Step Queue x)	
PTGSDLIM (PTG Step Delay Limit)	
PTGT0LIM (PTG Timer0 Limit)	
PTGT1LIM (PTG Timer1 Limit)	345
PTPER (PWMx Primary Master Time	
Base Period)	233
PWMCONx (PWMx Control)	
QEI1CON (QEI1 Control)	252
QEI1GECH (QEI1 Greater Than or Equal	
Compare High Word)	262
QEI1GECL (QEI1 Greater Than or Equal	
Compare Low Word)	262
QEI1ICH (QEI1 Initialization/Capture	
High Word)	260
QEI1ICL (QEI1 Initialization/Capture	
Low Word)	260
QEI1IOC (QEI1 I/O Control)	254
QEI1LECH (QEI1 Less Than or Equal	004
Compare High Word)	261
QEI1LECL (QEI1 Less Than or Equal	261
Compare Low Word) QEI1STAT (QEI1 Status)	
RCON (Reset Control) REFOCON (Reference Oscillator Control)	
RPINR0 (Peripheral Pin Select Input 0)	
RPINR1 (Peripheral Pin Select Input 0)	
RPINR1 (Peripheral Pin Select Input 1)	
RPINR12 (Peripheral Pin Select Input 12)	
RPINR14 (Peripheral Pin Select Input 12)	
RPINR15 (Peripheral Pin Select Input 15)	
RPINR18 (Peripheral Pin Select Input 18)	
RPINR19 (Peripheral Pin Select Input 19)	
RPINR22 (Peripheral Pin Select Input 22)	
RPINR23 (Peripheral Pin Select Input 23)	
RPINR26 (Peripheral Pin Select Input 26)	
RPINR3 (Peripheral Pin Select Input 3)	
RPINR37 (Peripheral Pin Select Input 37)	
RPINR38 (Peripheral Pin Select Input 38)	
RPINR39 (Peripheral Pin Select Input 39)	
RPINR7 (Peripheral Pin Select Input 7)	
RPINR8 (Peripheral Pin Select Input 8)	
RPOR0 (Peripheral Pin Select Output 0)	
RPOR1 (Peripheral Pin Select Output 1)	
RPOR2 (Peripheral Pin Select Output 2)	198
RPOR3 (Peripheral Pin Select Output 3)	
RPOR4 (Peripheral Pin Select Output 4)	199
RPOR5 (Peripheral Pin Select Output 5)	199
RPOR6 (Peripheral Pin Select Output 6)	200
RPOR7 (Peripheral Pin Select Output 7)	200
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	201
SEVTCMP (PWMx Primary Special	
Event Compare)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (CPU STATUS) 40,	
T1CON (Timer1 Centrel)	
T1CON (Timer1 Control)	205
TRGCONx (PWMx Trigger Control)	205 239
	205 239 242