

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep32mc504-h-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

3.6.1 KEY RESOURCES

- "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-6).

Program memory addresses are always word-aligned on the lower word and addresses are incremented, or decremented by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices reserve the addresses between 0x000000 and 0x000200 for hardcoded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1** "Interrupt Vector Table".



FIGURE 4-6: PROGRAM MEMORY ORGANIZATION

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	—	_	_	_	_	_	PLLDIV8			
bit 15		·					bit 8			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
PLLDIV7	PLLDIV6	PLLDIV5	PLLDIV4	PLLDIV3	PLLDIV2	PLLDIV1	PLLDIV0			
bit 7		·					bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	ıd as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimplemen	ted: Read as '	0'							
bit 8-0	PLLDIV<8:0	LDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)								
	111111111	= 513								
	•									
	•									
	•									
	000110000:	= 50 (default)								
	•									
	•									
	•									
	00000010:	= 4								
	000000001	= 3 = 2								
	0000000000000	-								

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				SCK2INR<6:0	>						
bit 15	·						bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				SDI2R<6:0>							
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown				
1.11.4 F			- ¹								
DIT 15	Unimpleme										
bit 14-8	SCK2INR<6:0>: Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)										
	1111001 =	1111001 = Input tied to RPI121									
	•										
	0000001 =	0000001 = Input tied to CMP1									
	0000000 =	0000000 = Input tied to Vss									
bit 7	Unimpleme	nted: Read as	0'								
bit 6-0	SDI2R<6:0> (see Table 1	 Assign SPI2 D 1-2 for input pin 	ata Input (SE selection nur	012) to the Corre nbers)	esponding RP	n Pin bits					
	1111001 =	Input tied to RPI	121								
	•										
	0000001 =	Input tied to CM	P1								
	0000000 =	Input tied to Vss									

REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

NOTES:

REGISTER 17-13: QEI1LECH: QEI1 LESS THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			QEILE	C<31:24>								
bit 15	bit 8 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			QEILE	C<23:16>								
bit 7							bit 0					
Legend:												
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'												
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown							nown					

bit 15-0 **QEILEC<31:16>:** High Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

REGISTER 17-14: QEI1LECL: QEI1 LESS THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			QEILE	C<15:8>						
bit 15 bit 8										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			QEILI	EC<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn			nown							
~										

bit 15-0 QEILEC<15:0>: Low Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

_											
	WAKFIL	_	—		SEG2PH2	SEG2PH1	SEG2PH0				
bit 15						l	bit 8				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as ')' 								
bit 14	WAKFIL: Sel	ect CAN Bus L	ine Filter for V	Vake-up bit							
	1 = Uses CAN bus line filter for wake-up										
hit 13-11	Unimplemen	ted: Read as '	n'								
bit 10-8	SEG2PH<2:0	>: Phase Sear	nent 2 bits								
	111 = Length is 8 x Tq										
	•										
	•										
	•										
	000 = Length	is 1 x Tq									
bit 7	SEG2PHTS:	Phase Segmer	nt 2 Time Sele	ct bit							
	 Freely programmable Maximum of SEG1PHx bits or Information Processing Time (IPT), whichever is greater 										
bit 6	SAM: Sample	of the CAN B	us Line bit		0 ()/	0					
	1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point										
bit 5-3	SEG1PH<2:0	>: Phase Segr	nent 1 bits	·							
	111 = Length is 8 x TQ										
	•										
	•										
	•										
	000 = Length	is 1 x Tq									
bit 2-0	PRSEG<2:0>	: Propagation	Time Segmen	t bits							
	111 = Length	is 8 x TQ									
	•										
	•										
		ie 1 v To									
	UUU - Lengin	UIAIG									

REGISTER 21-10: CxCFG2: ECANx BAUD RATE CONFIGURATION REGISTER 2

REGISTER 21-19: CxFMSKSEL2: ECANx FILTER 15-8 MASK SELECTION REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15M	SK<1:0>	F14MS	F14MSK<1:0>		F13MSK<1:0>		K<1:0>
bit 15							bit 8
	D 444 0	D 444 0	DAALO	DAMA	D 4 4 4	D 444 0	DAVO
R/W-0	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MS	<<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-14	F15MSK<1: 11 = Reserv 10 = Accept 01 = Accept 00 = Accept	0>: Mask Sourc ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	e for Filter 15 gisters contain gisters contain gisters contain	mask mask mask mask			
bit 13-12	F14MSK<1:	0>: Mask Sourc	e for Filter 14	bits (same valu	ies as bits<15:	14>)	
bit 11-10	F13MSK<1:	0>: Mask Sourc	e for Filter 13	bits (same valu	ies as bits<15:	14>)	
bit 9-8	F12MSK<1:	0>: Mask Sourc	e for Filter 12	bits (same valu	ies as bits<15:	14>)	
bit 7-6	F11MSK<1:	0>: Mask Sourc	e for Filter 11 I	oits (same valu	es as bits<15:	14>)	
bit 5-4	F10MSK<1:	0>: Mask Sourc	e for Filter 10	bits (same valu	ies as bits<15:	14>)	
bit 3-2	F9MSK<1:0	>: Mask Source	for Filter 9 bit	s (same values	as bits<15:14	>)	

23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet. refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows the ADC module to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

23.1 Key Features

23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- External voltage reference input pins
- · Simultaneous sampling of:
 - Up to four analog input pins
 - Three op amp outputs
 - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- Selectable conversion Trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.





R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾
bit 15		·		•			bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA			CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾
bit 7		•		•	•	•	bit 0
Legend:							
R = Read	able bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CH0NB: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	B bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 14-13	Unimplemen	ted: Read as '0'	,				
bit 12-8	CH0SB<4:0>	Channel 0 Pos	itive Input Sele	ect for Sample	MUXB bits ⁽¹⁾		
	11111 = Ope	en; use this selec	tion with CTM	J capacitive ar	nd time measure	ement	
	11110 = Cha	nnel 0 positive inp	out is connected	to the CTMU te	emperature mea	surement diode	(CTMU TEMP)
	11101 = Res	erved					
	11011 = Res	erved					
	11010 = Cha	innel 0 positive ir	nput is the outp	out of OA3/AN6	₆ (2,3)		
	11001 = Cha	innel 0 positive ir	nput is the outp	out of OA2/AN)(2) (2)		
	11000 = Cha	innel 0 positive ir	nput is the outp	out of OA1/AN3	3(2)		
	•	erveu					
	•						
	•						
	10000 = Res	erved	anutia ANIZ (3)				
	01111 = Cha	innel 0 positive ir innel 0 positive ir	$\frac{1901 \text{ is AN 15}}{1001 \text{ is AN 14}}$				
	01101 = Cha	innel 0 positive ir	nput is AN13 ⁽³⁾				
	•						
	•						
	• $00010 = Cha$	innel () nositive ir	Dout is ANI2(3)				
	00001 = Cha	innel 0 positive ir	nput is AN1 ⁽³⁾				
	00000 = Cha	innel 0 positive ir	nput is AN0 ⁽³⁾				
bit 7	CH0NA: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	A bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 6-5	Unimplemen	ted: Read as '0'	,				
Note 1:	AN0 through AN to determine ho	17 are repurpose w enabling a par	ed when compa ticular op amp	rator and op a or comparator	mp functionality affects selection	v is enabled. Se on choices for C	e Figure 23-1 hannels 1, 2
2:	The OAx input is	s used if the corr	responding on a	amp is selecte	d (OPMODF (C	MxCON<10>) =	= 1):

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

3: See the "**Pin Diagrams**" section for the available analog channels for each device.

otherwise, the ANx input is used.

24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

24.2.1 KEY RESOURCES

- "Peripheral Trigger Generator" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	0057EC	32									
	00AFEC	64									
	0157EC	128	1 _	_	_	_	_	_	_	_	_
	02AFEC	256									
	0557EC	512									
Reserved	0057EE	32									
	00AFEE	64									
	0157EE	128	1 _	_	_	_	_	_	_	_	_
	02AFEE	256									
	0557EE	512									
FICD	0057F0	32									
	00AFF0	64									
	0157F0	128	1 _	Reserved ⁽³⁾	_	JTAGEN	Reserved ⁽²⁾	Reserved ⁽³⁾	_	ICS<	1:0>
	02AFF0	256									
	0557F0	512									
FPOR	0057F2	32									
-	00AFF2	64	-								
	0157F2	128	1 _	WDTV	VIN<1:0>	ALTI2C2	ALTI2C1	Reserved ⁽³⁾	_	_	_
	02AFF2	256	-		-		-				
	0557F2	512									
FWDT	0057F4	32									
	00AFF4	64	-								
	0157F4	128	- I	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	T<3:0>	
	02AFF4	256	-		_						
	0557F4	512	-								
FOSC	0057F6	32									
	00AFF6	64	-								
	0157F6	128	1 _	FCKS	SM<1:0>	IOL1WAY	_	_	OSCIOFNC	POSCM	D<1:0>
	02AFF6	256	-								
	0557F6	512	-								
FOSCSEL	0057F8	32									
	00AFF8	64	-								
	0157F8	128	1 <u> </u>	IESO	PWMLOCK ⁽¹⁾	_	_	_	F	NOSC<2:0>	
	02AFF8	256									
	0557F8	512									
FGS	0057FA	32									
	00AFFA	64									
	0157FA	128	1 _	_	_	_	_	_	_	GCP	GWRP
	02AFFA	256									
	0557FA	512									
Reserved	0057FC	32									
	00AFFC	64									
	0157FC	128	_	_	_	_	_	_	_	_	_
	02AFFC	256									
	0557FC	512									
Reserved	057FFE	32									
	00AFFE	64									
	0157FE	128	_	_	_	_	_	_	_	_	_
	02AFFE	256									
	0557FE	512									

TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: This bit is reserved and must be programmed as '0'.

3: These bits are reserved and must be programmed as '1'.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
53	NEG	NEG	Acc(1)	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo()	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo\''	Store Rounded Accumulator	1	1	None
69	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
10	SEIM	SEIM	I		1	1	None
		SEIM	WREG		1	1	None
71	SFTAC	SETM	ws Acc,Wn ⁽¹⁾	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB,
		SFTAC	Acc,#Slit6 ⁽¹⁾	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB,

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Тур.	Max.	Units	Conditions				
Idle Current (II	dle) ⁽¹⁾							
DC40d	3	8	mA	-40°C		10 MIPS		
DC40a	3	8	mA	+25°C	2 21/			
DC40b	3	8	mA	+85°C	3.3V			
DC40c	3	8	mA	+125°C				
DC42d	6	12	mA	-40°C		20 MIPS		
DC42a	6	12	mA	+25°C	3 3\/			
DC42b	6	12	mA	+85°C	5.5 V			
DC42c	6	12	mA	+125°C				
DC44d	11	18	mA	-40°C		40 MIPS		
DC44a	11	18	mA	+25°C	3 3\/			
DC44b	11	18	mA	+85°C	5.5 V			
DC44c	11	18	mA	+125°C				
DC45d	17	27	mA	-40°C		60 MIPS		
DC45a	17	27	mA	+25°C	3 3\/			
DC45b	17	27	mA	+85°C	5.5V			
DC45c	17	27	mA	+125°C				
DC46d	20	35	mA	-40°C				
DC46a	20	35	mA	+25°C	3.3V	70 MIPS		
DC46b	20	35	mA	+85°C				

TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled



FIGURE 30-12: QEA/QEB INPUT CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-31: QUADRATURE DECODER TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			Standard Ope (unless other Operating tem	erating Co wise state perature	nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic ⁽¹⁾	Тур. ⁽²⁾	Max.	Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time	6 Tcy		ns		
TQ31	ΤουΗ	Quadrature Input High Time	6 Tcy	—	ns		
TQ35	ΤουΙΝ	Quadrature Input Period	12 Tcy	—	ns		
TQ36	ΤουΡ	Quadrature Phase Period	3 Tcy	—	ns		
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TQUFH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.

FIGURE 30-23: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS



TABLE 30-42: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	FscP	Maximum SCK1 Frequency	—		15	MHz	(Note 3)
SP20	TscF	SCK1 Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	30			ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2