



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

ХF

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp502-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



Pin Diagrams (Continued)



Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description					
U2CTS	1	ST	No	UART2 Clear-To-Send.					
U2RTS	0		No	UART2 Ready-To-Send.					
U2RX	I.	ST	Yes	UART2 receive.					
U2TX	Ó	_	Yes	UART2 transmit.					
BCLK2	Ō	ST	No	UART2 IrDA [®] baud clock output.					
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.					
SDI1	I	ST	No	SPI1 data in.					
SDO1	0	—	No	SPI1 data out.					
SS1	I/O	ST	No	SPI1 slave synchronization or frame pulse I/O.					
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.					
SDI2	I	ST	Yes	SPI2 data in.					
SDO2	0	—	Yes	SPI2 data out.					
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.					
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.					
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.					
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.					
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.					
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.					
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.					
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.					
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.					
TMS ⁽⁵⁾	Ι	ST	No	JTAG Test mode select pin.					
TCK	I	ST	No	JTAG test clock input pin.					
TDI	I	ST	No	JTAG test data input pin.					
TDO	0	_	No	JTAG test data output pin.					
C1RX ⁽²⁾	I	ST	Yes	ECAN1 bus receive pin.					
C1TX ⁽²⁾	0	_	Yes	ECAN1 bus transmit pin.					
FLT1 ⁽¹⁾ , FLT2 ⁽¹⁾	I	ST	Yes	PWM Fault Inputs 1 and 2.					
FLT3 ⁽¹⁾ , FLT4 ⁽¹⁾	I	ST	No	PWM Fault Inputs 3 and 4.					
FLT32 ^(1,3)	I	ST	No	PWM Fault Input 32 (Class B Fault).					
DTCMP1-DTCMP3 ⁽¹⁾	I	ST	Yes	PWM Dead-Time Compensation Inputs 1 through 3.					
PWM1L-PWM3L ⁽¹⁾	0	—	No	PWM Low Outputs 1 through 3.					
PWM1H-PWM3H ⁽¹⁾	0	—	No	PWM High Outputs 1 through 3.					
SYNCI1 ⁽¹⁾	I	ST	Yes	PWM Synchronization Input 1.					
SYNCO1 ⁽¹⁾	0	—	Yes	PWM Synchronization Output 1.					
INDX1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Index1 pulse input.					
HOME1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Home1 pulse input.					
QEA1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer					
(4)				external clock/gate input in Timer mode.					
QEB1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase B input in QEI1 mode. Auxiliary timer					
external clock/gate input in Timer mode.				external clock/gate input in Timer mode.					
CNTCMP1''	υ	—	Yes	Quadrature Encoder Compare Output 1.					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

P = Power I = Input

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.



FIGURE 4-10: DATA MEMORY MAP FOR dsPIC33EP256MC20X/50X AND dsPIC33EP256GP50X DEVICES

TABLE 4-45: DMAC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW		_	_	—	—	AMOD	E<1:0>	—	—	MODE	E<1:0>	0000
DMA0REQ	0B02	FORCE	_	-	_	-	_	-	_				IRQSEL	<7:0>				00FF
DMA0STAL	0B04								STA<1	5:0>								0000
DMA0STAH	0B06	_	_	_		_	_	_	_				STA<2	3:16>				0000
DMA0STBL	0B08								STB<1	5:0>								0000
DMA0STBH	0B0A	_	_	-		—	—	—	—				STB<2	3:16>				0000
DMA0PAD	0B0C								PAD<1	5:0>								0000
DMA0CNT	0B0E	—	—							CNT<1	3:0>							0000
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	—	_	AMOD	E<1:0>	_	_	MODE	=<1:0>	0000
DMA1REQ	0B12	FORCE	_	_	_	_		_	_				IRQSEL	<7:0>				00FF
DMA1STAL	0B14								STA<1	5:0>								0000
DMA1STAH	0B16	_	—	_		_		—	_				STA<2	3:16>				0000
DMA1STBL	0B18		STB<15:0> 00										0000					
DMA1STBH	0B1A	—	—	_		—		-	—				STB<2	3:16>				0000
DMA1PAD	0B1C		PAD<15:0> 00											0000				
DMA1CNT	0B1E		_							CNT<1	3:0>							0000
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW		-	—	—	_	AMOD	E<1:0>	—	—	MODE	=<1:0>	0000
DMA2REQ	0B22	FORCE	—	_		_		—	_				IRQSEL	_<7:0>				00FF
DMA2STAL	0B24								STA<1	5:0>								0000
DMA2STAH	0B26	—	—	—		—	_	—	—				STA<2	3:16>				0000
DMA2STBL	0B28								STB<1	5:0>								0000
DMA2STBH	0B2A	—	_	_		—		—	_				STB<2	3:16>				0000
DMA2PAD	0B2C								PAD<1	5:0>								0000
DMA2CNT	0B2E	—	_							CNT<1	3:0>							0000
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	E<1:0>	0000
DMA3REQ	0B32	FORCE	—	—		—	_	—	_				IRQSEL	_<7:0>				00FF
DMA3STAL	0B34								STA<1	5:0>								0000
DMA3STAH	0B36	—	—	—	—	—	—	—	—				STA<2	3:16>				0000
DMA3STBL	0B38								STB<1	5:0>								0000
DMA3STBH	0B3A	—	_	-		_		—	_				STB<2	3:16>				0000
DMA3PAD	0B3C								PAD<1	5:0>								0000
DMA3CNT	0B3E	—	—							CNT<1	3:0>							0000
DMAPWC	0BF0	—	_	-		_		_	_	-	_	—	_	PWCOL3	PWCOL2	PWCOL1	PWCOL0	0000
DMARQC	0BF2	—	—	—		—	_	—	—	—	—	—	—	RQCOL3	RQCOL2	RQCOL1	RQCOL0	0000
DMAPPS	0BF4	—	—	—		—	_	—	—	—	—	_	—	PPST3	PPST2	PPST1	PPST0	0000
DMALCA	0BF6	_	_	—		_	_	_		_		_			LSTCH	<3:0>		000F
DSADRL	0BF8								DSADR<	15:0>								0000
DSADRH	0BFA	_	_	_	_	_	_	_	_				DSADR<	:23:16>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2011-2013 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		_	_		_	
bit 15			•				bit 8
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
—	—		_		LSTCI	H<3:0>	
bit 7				-			bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits			
	1111 = No DI 1110 = Reser	MA transfer ha rved	s occurred sir	nce system Re	set		
	•						
	•						
	•						
	0100 = Reser 0011 = Last c 0010 = Last c 0001 = Last c	rved Jata transfer wa Jata transfer wa Jata transfer wa	as handled by as handled by as handled by	/ Channel 3 / Channel 2 / Channel 1			

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0000 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD ⁽¹⁾	PWMMD ⁽¹⁾	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD ⁽²⁾	AD1MD	
bit 7		·				· · · · · ·	bit 0	
Legend:								
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15	T5MD: Timer	5 Module Disab	le bit					
	1 = Timer5 mo	odule is disable	d					
	0 = Timer5 m	odule is enable	d					
bit 14	T4MD: Timer4	4 Module Disab	le bit					
	\perp = Timer4 mo	odule is disable odule is enable	d					
bit 13	T3MD: Timer?	3 Module Disab	le hit					
Sit 10	1 = Timer3 model =	odule is disable	d					
	0 = Timer3 m	odule is enable	d					
bit 12	T2MD: Timer2 Module Disable bit							
	1 = Timer2 mod	odule is disable	d					
	0 = Timer2 model model model = Timer2 model = Tim	odule is enable	d					
bit 11	T1MD: Timer1	1 Module Disab	le bit					
	1 = 1 imer 1 model	odule is disable odule is enable	D d					
bit 10		1 Module Disa	nle hit(1)					
bit 10	$1 = QEI1 \mod 1$	lule is disabled						
	0 = QEI1 mod	lule is enabled						
bit 9	PWMMD: PW	/M Module Disa	ıble bit ⁽¹⁾					
	1 = PWM mod	dule is disabled						
	0 = PWM mod	dule is enabled						
bit 8	Unimplement	ted: Read as 'o)'					
bit 7	12C1MD: 12C1	1 Module Disab	le bit					
	$1 = 12C1 \mod 0 = 12C1 \mod 0$	ule is disabled						
bit 6		2 Module Disa	ole hit					
bit 0	1 = UART2 m	odule is disable	ed					
	0 = UART2 m	odule is enable	d					
bit 5	U1MD: UART	1 Module Disal	ole bit					
	1 = UART1 m	odule is disable	ed					
	0 = UART1 m	odule is enable	d					
bit 4	SPI2MD: SPI2	2 Module Disab	le bit					
	$\perp = SPIZ \mod 0 = SPI2 \mod 1$	ule is disabled						

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

16.1.2 WRITE-PROTECTED REGISTERS

On dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FOSCSEL<6>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring, PWMLOCK = 0. To gain write access to these locked registers, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.

EXAMPLE 16-1: PWMx WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

; FLT32 pin must be p	ulled low externally in order to clear and disable the fault
; Writing to FCLCON1 :	register requires unlock sequence
<pre>mov #0xabcd,w10 mov #0x4321,w11 mov #0x0000,w0 mov w10, PWMKEY mov w11, PWMKEY mov w0,FCLCON1</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of FCLCON1 register in w0 ; Write first unlock key to PWMKEY register ; Write second unlock key to PWMKEY register ; Write desired value to FCLCON1 register</pre>
; Set PWM ownership as	nd polarity using the IOCON1 register
; Writing to IOCON1 re	egister requires unlock sequence
<pre>mov #0xabcd,w10 mov #0x4321,w11 mov #0xF000,w0 mov w10, PWMKEY mov w11, PWMKEY mov w0,IOCON1</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of IOCON1 register in w0 ; Write first unlock key to PWMKEY register ; Write second unlock key to PWMKEY register ; Write desired value to IOCON1 register</pre>

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 17-19: INT1HLDH: INTERVAL 1 TIMER HOLD HIGH WORD REGIS	TER
---	-----

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			INTHL	D<31:24>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			INTHL	D<23:16>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0			'0' = Bit is cleared x = Bit is unknown						

bit 15-0 INTHLD<31:16>: Hold Register for Reading and Writing INT1TMRH bits

REGISTER 17-20: INT1HLDL: INTERVAL 1 TIMER HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			INTHL	D<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			INTH	_D<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unim					U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 15-0 INTHLD<15:0>: Hold Register for Reading and Writing INT1TMRL bits

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-16: CxRXFnSID: ECANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-5	SID<10:0>: S	tandard Identif	ier bits					
	1 = Message 0 = Message	address bit, SI address bit, SI	Dx, must be 'a Dx, must be 'a	L' to match filte	er er			
bit 4	Unimplement	ted: Read as '	כי					
bit 3	EXIDE: Exten	ded Identifier E	Enable bit					
	If MIDE = 1:							
	1 = Matches c	only messages	with Extende	d Identifier add	lresses			
		only messages	with Standard		resses			
	Ignores EXIDI	E bit.						
bit 2	Unimplement	ted: Read as '	כ'					
bit 1-0	EID<17:16>:	Extended Iden	tifier bits					
	1 = Message	address bit, El	Dx, must be 'a	L' to match filte	er			
	0 = Message	address bit, El	Dx, must be '	o' to match filte	er			

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 10 = Single level detect with Step delay executed on exit of command
 - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			PTGT0	LIM<15:8>								
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	PTGT0LIM<7:0>											
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable b	it	U = Unimplemented bit, read as '0'								
-n = Value at P	Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown						nown					

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT1LI	IM<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT1L	_IM<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V				
	(unless otherwise stated)				
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
AC CHARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
	Operating voltage VDD range as described in Section 30.1 "DC				
	Characteristics".				

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_		400	pF	In I ² C™ mode

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)(1)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
					-40°C ≤ TA	.≤+125°	C for Extended			
Param No.	ram Io. Symbol Characteristic		Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
Compa	Comparator AC Characteristics									
CM10	Tresp	Response Time ⁽³⁾	_	19	_	ns	V+ input step of 100 mV, V- input held at VDD/2			
CM11	Тмс2о∨	Comparator Mode Change to Output Valid		_	10	μs				
Compa	rator DC Ch	naracteristics								
CM30	VOFFSET	Comparator Offset Voltage	—	±10	40	mV				
CM31	VHYST	Input Hysteresis Voltage ⁽³⁾	_	30	—	mV				
CM32	Trise/ Tfall	Comparator Output Rise/ Fall Time ⁽³⁾	—	20	—	ns	1 pF load capacitance on input			
CM33	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	—	db				
CM34	VICM	Input Common-Mode Voltage	AVss	—	AVdd	V				
Op Am	p AC Chara	cteristics								
CM20	SR	Slew Rate ⁽³⁾		9		V/µs	10 pF load			
CM21a	Рм	Phase Margin (Configuration A) ^(3,4)	_	55	—	Degree	G = 100V/V; 10 pF load			
CM21b	Рм	Phase Margin (Configuration B) ^(3,5)	_	40	—	Degree	G = 100V/V; 10 pF load			
CM22	Gм	Gain Margin ⁽³⁾	_	20	—	db	G = 100V/V; 10 pF load			
CM23a	Gвw	Gain Bandwidth (Configuration A) ^(3,4)	_	10	—	MHz	10 pF load			
CM23b	Gвw	Gain Bandwidth (Configuration B) ^(3,5)	—	6	—	MHz	10 pF load			

TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.



1:128

70

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A



44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note:

Microchip Technology Drawing C04-103C Sheet 1 of 2

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support