

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp502-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Diagrams (Continued)



There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the

to Vss externally.

JTAGEN bit field in Table 27-2.

#### 3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

#### 3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- · 16-bit unsigned x 5-bit (literal) unsigned
- · 16-bit unsigned x 16-bit signed
- · 8-bit unsigned x 8-bit unsigned

#### 3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- · 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- · 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

# 3.9 DSP Engine (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- · Signed, unsigned or mixed-sign DSP multiply (US)
- Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- · Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

TABLE 3-2: DSP INSTRUCTIONS SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \cdot y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

TABLE 4-37: PMD REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	_	_	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	AD1MD	0000
PMD2	0762	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	_	_	-	_	-	CMPMD	_	_	CRCMD	-	_	_	_	_	I2C2MD	_	0000
PMD4	0766	_	_	-	_	-	-	_	_	_	-	_	_	REFOMD	CTMUMD	_	_	0000
PMD6	076A	_	_	-	_	-	-	_	_	_	-	_	_	_	_	_	_	0000
PMD7	076C	ı	1	1	1		1		ı	ı	ı	_	DMA0MD DMA1MD DMA2MD DMA3MD	PTGMD	-	ı	-	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-38: PMD REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	AD1MD	0000
PMD2	0762	_	-	-	-	IC4MD	IC3MD	IC2MD	IC1MD	-	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	_	-	-	-	-	CMPMD	_	_	CRCMD	_	_	_	_	-	I2C2MD	_	0000
PMD4	0766	_	-	-	-	-	_	_	_	-	_	_	_	REFOMD	CTMUMD	-	_	0000
PMD6	076A	_	-	-	-	-	PWM3MD	PWM2MD	PWM1MD	-	_	_	_	_	-	-	_	0000
													DMA0MD					
PMD7	076C												DMA1MD	PTGMD				0000
FIVIDI	0760	_	_	_	_		_	_	_	_	_		DMA2MD	FIGNID	_	_	-	0000
													DMA3MD					

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_		_		_		_
bit 15							bit 8

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	_	_	_		LSTCH	1<3:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3-0 LSTCH<3:0>: Last DMAC Channel Active Status bits

1111 = No DMA transfer has occurred since system Reset

1110 = Reserved

•

•

•

0100 = Reserved

0011 = Last data transfer was handled by Channel 3

0010 = Last data transfer was handled by Channel 2

0001 = Last data transfer was handled by Channel 1

0000 = Last data transfer was handled by Channel 0

#### REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC2R<6:0>			
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC1R<6:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-8 IC2R<6:0>: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7 Unimplemented: Read as '0'

bit 6-0 IC1R<6:0>: Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

#### REGISTER 11-20: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP39	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP38	R<5:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits

(see Table 11-3 for peripheral function numbers)

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits

(see Table 11-3 for peripheral function numbers)

#### REGISTER 11-21: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP41	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP40	R<5:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP41R<5:0>:** Peripheral Output Function is Assigned to RP41 Output Pin bits

(see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP40R<5:0>: Peripheral Output Function is Assigned to RP40 Output Pin bits

(see Table 11-3 for peripheral function numbers)

# 20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs react to complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
  - a) If URXINV = 0, use a pull-up resistor on the RX pin.
  - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

#### 20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en555464

#### 20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

#### REGISTER 21-11: CxFEN1: ECANx ACCEPTANCE FILTER ENABLE REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

x = Bit is unknown-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 15-0 FLTEN<15:0>: Enable Filter n to Accept Messages bits

> 1 = Enables Filter n 0 = Disables Filter n

#### REGISTER 21-12: CxBUFPNT1: ECANx FILTER 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F3BP<	<3:0>		F2BP<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F1BP	<3:0>		F0BP<3:0>				
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n = Value at POR x = Bit is unknown

bit 15-12 F3BP<3:0>: RX Buffer Mask for Filter 3 bits

1111 = Filter hits received in RX FIFO buffer

1110 = Filter hits received in RX Buffer 14

0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

F2BP<3:0>: RX Buffer Mask for Filter 2 bits (same values as bits<15:12>)

bit 11-8 bit 7-4 F1BP<3:0>: RX Buffer Mask for Filter 1 bits (same values as bits<15:12>)

bit 3-0 F0BP<3:0>: RX Buffer Mask for Filter 0 bits (same values as bits<15:12>)

#### REGISTER 21-24: CxRXOVF1: ECANx RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

**Legend:** C = Writable bit, but only '0' can be written to clear the bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

#### REGISTER 21-25: CxRXOVF2: ECANx RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

**Legend:** C = Writable bit, but only '0' can be written to clear the bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 15-0 **RXOVF<31:16>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

# 23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. complement the information in this data sheet. refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows the ADC module to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

**Note:** The ADC module needs to be disabled before modifying the AD12B bit.

# 23.1 Key Features

#### 23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- · External voltage reference input pins
- · Simultaneous sampling of:
  - Up to four analog input pins
  - Three op amp outputs
  - Combinations of analog inputs and op amp outputs
- · Automatic Channel Scan mode
- Selectable conversion Trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

#### 23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.






TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	0057EC	32									
	00AFEC	64									
	0157EC	128	_	_	_	_	_	_	_	_	-
	02AFEC	256									
	0557EC	512									
Reserved	0057EE	32									
	00AFEE	64									
	0157EE	128	_	_	_	_	_	_	_	_	_
	02AFEE	256									
	0557EE	512									
FICD	0057F0	32									
	00AFF0	64									
	0157F0	128	i _	Reserved <sup>(3)</sup>	_	JTAGEN	Reserved <sup>(2)</sup>	Reserved <sup>(3)</sup>	_	ICS<	:1:0>
	02AFF0	256									
	0557F0	512									
FPOR	0057F2	32									
	00AFF2	64									
	0157F2	128	_	WDTV	VIN<1:0>	ALTI2C2	ALTI2C1	Reserved <sup>(3)</sup>	_	_	_
	02AFF2	256									
	0557F2	512									
FWDT	0057F4	32									
	00AFF4	64									
	0157F4	128	_	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	T<3:0>	
	02AFF4	256									
	0557F4	512									
FOSC	0057F6	32									
	00AFF6	64									
	0157F6	128	_	FCKS	SM<1:0>	IOL1WAY	_	_	OSCIOFNC	POSCM	ID<1:0>
	02AFF6	256				.02			000.01.110		
	0557F6	512									
FOSCSEL	0057F8	32									
	00AFF8	64									
	0157F8	128	_	IESO	PWMLOCK <sup>(1)</sup>	_	_	_	F	NOSC<2:0>	
	02AFF8	256									
	0557F8	512									
FGS	0057FA	32									
	00AFFA	64									
	0157FA	128	_	_	_	_	_	_	_	GCP	GWRP
	02AFFA	256									
	0557FA	512									
Reserved	0057FC	32									
	00AFFC	64									
	0157FC	128	_	_	_	_	_	_	_	_	_
	02AFFC	256									
	0557FC	512									
Reserved	057FFE	32									
	00AFFE	64									
	0157FE	128	_	_	_	_	_	_	_	_	_
	02AFFE	256									
	0557FE	512									
l amandi			read as '1'.								

**Legend:** — = unimplemented, read as '1'.

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

<sup>2:</sup> This bit is reserved and must be programmed as '0'.

<sup>3:</sup> These bits are reserved and must be programmed as '1'.

#### 27.6 JTAG Interface

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:

Refer to "**Programming and Diagnostics**" (DS70608) in the "dsPIC33/PIC24 Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

# 27.7 In-Circuit Serial Programming

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- · PGEC2 and PGED2
- · PGEC3 and PGED3

# 27.8 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 or REAL ICE™ is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- · PGEC2 and PGED2
- · PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

# 27.9 Code Protection and CodeGuard™ Security

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to "CodeGuard™ Security" (DS70634) in the "dsPIC33/PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS




FIGURE 30-24: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 30-43: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS

			<b>.</b>							
			Standard	•	_	ons: 3.0V	to 3.6V			
AC CHA	RACTERIST	TICS	(unless otherwise stated)							
			Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial							
			-40°C ≤ TA ≤ +125°C for Extended							
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions			
SP10	FscP	Maximum SCK1 Frequency	_	_	10	MHz	(Note 3)			
SP20	TscF	SCK1 Output Fall Time	_	_	_	ns	See Parameter DO32			
		'					(Note 4)			
SP21	TscR	SCK1 Output Rise Time	_	_	_	ns	See Parameter DO31			
		·					(Note 4)			
SP30	TdoF	SDO1 Data Output Fall Time	_	_	_	ns	See Parameter DO32			
		·					(Note 4)			
SP31	TdoR	SDO1 Data Output Rise Time	_	_	_	ns	See Parameter DO31			
		·					(Note 4)			
SP35	TscH2doV,	SDO1 Data Output Valid after	_	6	20	ns				
	TscL2doV	SCK1 Edge								
SP36	TdoV2sc,	SDO1 Data Output Setup to	30	_	_	ns				
	TdoV2scL	First SCK1 Edge								
SP40	TdiV2scH,	Setup Time of SDI1 Data	30	_	_	ns				
	TdiV2scL	Input to SCK1 Edge								
SP41	TscH2diL,	Hold Time of SDI1 Data Input	30			ns				
	TscL2diL	to SCK1 Edge								

- **Note 1:** These parameters are characterized, but are not tested in manufacturing.
  - **2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
  - **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPI1 pins.

FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS




TABLE 30-58: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) <sup>(1)</sup> Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic	Min. Typ.			Units	Conditions		
		ADC A	Accuracy	(12-Bit	Mode)				
AD20a	Nr	Resolution	12	2 Data Bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2.5		2.5	LSb	$-40^{\circ}C \le TA \le +85^{\circ}C \text{ (Note 2)}$		
			-5.5	_	5.5	LSb	$+85^{\circ}C < TA \le +125^{\circ}C$ (Note 2)		
AD22a	DNL	Differential Nonlinearity	-1	_	1	LSb	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (Note 2)}$		
			-1	_	1	LSb	$+85^{\circ}C < TA \le +125^{\circ}C$ (Note 2)		
AD23a	GERR	Gain Error <sup>(3)</sup>	-10	_	10	LSb	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (Note 2)}$		
			-10	_	10	LSb	$+85^{\circ}C < TA \le +125^{\circ}C$ (Note 2)		
AD24a	Eoff	Offset Error	-5	_	5	LSb	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (Note 2)}$		
			-5		5	LSb	$+85^{\circ}C < TA \le +125^{\circ}C$ (Note 2)		
AD25a		Monotonicity	_	_	_		Guaranteed		
		Dynamic	Performa	nce (12	Bit Mod	e)			
AD30a	THD	Total Harmonic Distortion <sup>(3)</sup>	_	75	_	dB			
AD31a	SINAD	Signal to Noise and Distortion <sup>(3)</sup>	_	68	1	dB			
AD32a	SFDR	Spurious Free Dynamic Range <sup>(3)</sup>	_	80	_	dB			
AD33a	FNYQ	Input Signal Bandwidth <sup>(3)</sup>	_	250		kHz			
AD34a	ENOB	Effective Number of Bits <sup>(3)</sup>	11.09	11.3	_	bits			

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.
- 3: Parameters are characterized but not tested in manufacturing.


#### 33.0 PACKAGING INFORMATION

#### 33.1 Package Marking Information

#### 28-Lead SPDIP



#### Example



#### 28-Lead SOIC (.300")



#### Example



#### 28-Lead SSOP



#### Example



#### 28-Lead QFN-S (6x6x0.9 mm)



#### Example




Legend:	XXX	Customer-specific information
	Υ	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	<b>e</b> 3	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Υ			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

ECAN Module		Instruction Set	
Control Registers	290	Overview	390
Modes of Operation	289	Summary	387
Overview	287	Symbols Used in Opcode Descriptions	388
Resources	289	Inter-Integrated Circuit (I <sup>2</sup> C)	273
Electrical Characteristics	401	Control Registers	
AC	413, 471	Resources	
Enhanced CAN (ECAN) Module		Internal RC Oscillator	
Equations		Use with WDT	385
Device Operating Frequency	154	Internet Address	
FPLLO Calculation		Interrupt Controller	02-7
FVCO Calculation		•	121
		Control and Status Registers	
Errata	23	INTCON1	
F		INTCON2	
	400	INTCON3	
Filter Capacitor (CEFC) Specifications		INTCON4	
Flash Program Memory		INTTREG	
Control Registers		Interrupt Vector Details	
Programming Operations		Interrupt Vector Table (IVT)	127
Resources		Reset Sequence	127
RTSP Operation	120	Resources	131
Table Instructions	119	_	
Flexible Configuration	379	J	
_		JTAG Boundary Scan Interface	379
G		JTAG Interface	
Guidelines for Getting Started	29	o in Contact	
Application Examples		M	
Basic Connection Requirements		Memory Maps	
·		· ·	100
CPU Logic Filter Capacitor Connection (VCAP)		Extended Data Space	
Decoupling Capacitors		Memory Organization	
External Oscillator Pins		Resources	
ICSP Pins		Microchip Internet Web Site	
Master Clear (MCLR) Pin		Modulo Addressing	
Oscillator Value Conditions on Start-up	32	Applicability	115
Unused I/Os	32	Operation Example	114
		Start and End Address	114
Н		W Address Register Selection	114
High-Speed PWM	225	MPLAB Assembler, Linker, Librarian	
Control Registers	230	MPLAB ICD 3 In-Circuit Debugger	
Faults		MPLAB PM3 Device Programmer	
Resources		MPLAB REAL ICE In-Circuit Emulator System	
High-Temperature Electrical Characteristics		MPLAB X Integrated Development	000
Absolute Maximum Ratings		• '	207
Absolute Maximum Natings	407	Environment Software	
		MPLAB X SIM Software Simulator	
I/O Ports	170	MPLIB Object Librarian	
	173	MPLINK Object Linker	398
Helpful Tips		0	
Parallel I/O (PIO)		O	
Resources		Op Amp	
Write/Read Timing		Application Considerations	358
In-Circuit Debugger	386	Configuration A	358
In-Circuit Emulation	379	Configuration B	359
In-Circuit Serial Programming (ICSP)	379, 386	Op Amp/Comparator	
Input Capture		Control Registers	
Control Registers		Resources	
Resources		Open-Drain Configuration	
Input Change Notification (ICN)			174
		Oscillator	450
Instruction Addressing Modes		Control Registers	
File Register Instructions		Resources	
Fundamental Modes Supported		Output Compare	219
MAC Instructions		Control Registers	221
MCU Instructions		Resources	220
Move and Accumulator Instructions	113		
Other Instructions	113		