

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

E·XE


Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp504-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong









## TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	_	_	—	_	_	—	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4		_	_	—	_	_		_	_	—	DAE	DOOVR	—	_	_		0000
INTCON4	08C6		_				Ι	_			—	_		—			SGHT	0000
INTTREG	08C8	_	_	_	_		ILR<	3:0>					VECNU	M<7:0>				0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

<b>TABLE 4-33</b> :	PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY
---------------------	---


				-	-	-												
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				NT1R<6:0>					_	_	_	_		_	_	0000
RPINR1	06A2		—	—	-		-			-				INT2R<6:0>				0000
RPINR3	06A6		_	_	_	_	_	_	_	_			-	[2CKR<6:0>	>			0000
RPINR7	06AE	_				IC2R<6:0>				—	IC1R<6:0>							0000
RPINR8	06B0	_		IC4R<6:0>					—				IC3R<6:0>				0000	
RPINR11	06B6	_	_	_	—	_	_	_	— — OCFAR<6:0>						0000			
RPINR12	06B8	_			l	=LT2R<6:0>				—	FLT1R<6:0>						0000	
RPINR14	06BC	_			(	QEB1R<6:0	>			—	QEA1R<6:0>						0000	
RPINR15	06BE	_			Н	OME1R<6:0	)>			—	INDX1R<6:0>						0000	
RPINR18	06C4	_	_	_	—	_	_	_	_	—			ι	J1RXR<6:0>	>			0000
RPINR19	06C6	_	_	_	_	_	_	_	_	—			ι	J2RXR<6:0>	>			0000
RPINR22	06CC	_		•	S	CK2INR<6:0	)>			_				SDI2R<6:0>	•			0000
RPINR23	06CE	_	_		SS2R<6:0>							0000						
RPINR37	06EA	_	SYNCI1R<6:0>						_	_	_	_	_	_	_	_	0000	
RPINR38	06EC	_	DTCMP1R<6:0>						_						_	0000		
RPINR39	06EE	_			DT	CMP3R<6:	0>			—			D	CMP2R<6:	0>			0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	AD1MD	0000
PMD2	0762	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	_	_	—	—	_	CMPMD	_	_	CRCMD	_	—	_	—	—	I2C2MD	_	0000
PMD4	0766	_		_	_	_	_	_	_	_	_	_	_	REFOMD	CTMUMD	_	_	0000
PMD6	076A	_		_	_	_	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_	_	_	0000
													DMA0MD					
PMD7	076C												DMA1MD	PTGMD				0000
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	FIGMD	_	_	_	0000
													DMA3MD					

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



## TABLE 4-64: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

## 7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 7.3.1 KEY RESOURCES

- "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

## 7.4 Interrupt Control and Status Registers

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

## 7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the Global Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA and DO stack overflow status trap sources.

The INTCON4 register contains the software generated hard trap status bit (SGHT).

## 7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

## 7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

## 7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

## 7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

## 7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "**CPU**" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

REGISTE	R 16-7: PWMC	CONX: PWMX (	CONTROL R	EGISTER			
HS/HC-	0 HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT	-(1) CLSTAT <sup>(1)</sup>	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB <sup>(2)</sup>	MDCS <sup>(2)</sup>
bit 15	·	•		÷			bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1		DTCP <sup>(3)</sup>	0-0	MTBS	CAM <sup>(2,4)</sup>	XPRES <sup>(5)</sup>	IUE <sup>(2)</sup>
bit 7	DICO	DICE	_	INT DO	CAIM	AFRES'	bit
							<u> </u>
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit		
R = Reada	able bit	W = Writable bi	t	U = Unimple	mented bit, rea	ıd as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	ELTSTAT: ES	ult Interrupt Statu	is hit(1)				
DIL 15		rrupt is pending					
		interrupt is pendi	ng				
		ared by setting F					
bit 14		rent-Limit Interru	•				
		mit interrupt is pe					
		nt-limit interrupt is ared by setting C					
bit 13		igger Interrupt S					
		terrupt is pendin					
		r interrupt is pen					
		ared by setting T					
bit 12		t Interrupt Enable	e bit				
		rrupt is enabled rrupt is disabled	and the FLTS	TAT bit is clear	ed		
bit 11		ent-Limit Interrup			cu .		
		mit interrupt is er					
		mit interrupt is di		e CLSTAT bit is	s cleared		
bit 10	TRGIEN: Trig	ger Interrupt En	able bit				
		event generates			T hit is cleared		
bit 9		vent interrupts ar dent Time Base I			i bit is cleared		
DIL 9		register provides		riad for this PM	VM generator		
		egister provides f	•		•		
bit 8		er Duty Cycle Re					
		ister provides du jister provides du				r	
Note 1:	Software must clea				-		t controller
Note 1. 2:	These bits should	-		-	-	the interrup	
3:	DTC<1:0> = 11 fo	-		-	-		
4:	The Independent T CAM bit is ignored	Time Base (ITB =		•		igned mode. If	TTB = 0, the
5:	To operate in Exter		t mode, the IT	B bit must be '	1' and the CLM	10D bit in the I	FCLCONx

## REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER


5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD1 <sup>(1)</sup>	PMOD0 <sup>(1)</sup>	OVRENH	OVRENL
bit 15		•					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
-	-	-		-	-	-	R/W-0
OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		xH Output Pin	Ownorshin hit				
bit 15		odule controls	•				
		dule controls F					
bit 14		L Output Pin	•				
	1 = PWMx mo	odule controls	PWMxL pin				
	0 = GPIO mo	dule controls F	WMxL pin				
bit 13	POLH: PWM	xH Output Pin	Polarity bit				
		oin is active-low					
		oin is active-hig	•				
bit 12		L Output Pin F	•				
		in is active-low in is active-hig					
bit 11-10	PMOD<1:0>:	PWMx # I/O F	in Mode bits <sup>(1</sup>	)			
	11 = Reserve	,					
		/O pin pair is ir /O pin pair is ir					
		O pin pair is in O pin pair is ir					
bit 9		verride Enable	•				
		<1> controls or					
		nerator contro	•	•			
bit 8	OVRENL: Ov	erride Enable	for PWMxL Pir	n bit			
	1 = OVRDAT	<0> controls or	utput on PWM	xL pin			
	•	nerator contro					
bit 7-6					de is Enabled b		
					by OVRDAT< by OVRDAT<0		
bit 5-4	FLTDAT<1:0	>: Data for PW	MxH and PWN	۰ ۸xL Pins if FLT	MOD is Enable	ed bits	
	If Fault is active	ve, PWMxH is	driven to the s	tate specified	by FLTDAT<1>.		
	If Fault is active	ve, PWMxL is	driven to the s	tate specified b	by FLTDAT<0>.		
bit 3-2	CLDAT<1:0>	: Data for PWN	/IxH and PWM	xL Pins if CLM	10D is Enabled	bits	
				•	ecified by CLDA		
		IS AULIVE. F VVI					
Note 1: The					enabled (PTEN		

# REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER<sup>(2)</sup>

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

#### FIGURE 17-1: QEI BLOCK DIAGRAM



## REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 5	ABAUD: Auto-Baud Enable bit
	<ul> <li>1 = Enables baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion</li> <li>0 = Baud rate measurement is disabled or completed</li> </ul>
bit 4	URXINV: UARTx Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
	Refer to the " <b>UART</b> " (DS70582) section in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UARTx module for receive or transmit operation.

- 2: This feature is only available for the 16x BRG mode (BRGH = 0).
- 3: This feature is only available on 44-pin and 64-pin devices.
- 4: This feature is only available on 64-pin devices.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

## REGISTER 21-16: CxRXFnSID: ECANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

RW-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x       R/W-x         SID10       SID9       SID8       SID7       SID6       SID5       SID4       SID3         bit 15       bit 15       bit 8       bit 8       bit 8       bit 8       bit 8         R/W-x       R/W-x       R/W-x       U-0       R/W-x       U-0       R/W-x       R/W-x         SID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       5ID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       -       -       EID17       EID16       bit 0       bit 0         Legend:       R       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       - <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>								
bit 15 bit 2 bit 3 bit 8 bit 8 bit 8 bit 7 bit 7 bit 9 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 0 bit 1 bit 9 bit 1 bit 9 bit 1 bit 1 bit 9 bit 1	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
R/W-x       R/W-x       U-0       R/W-x       U-0       R/W-x       R/W-x         SID2       SID1       SID0       -       EXIDE       -       EID17       EID16         bit 7       bit 0         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses       Ignores EXIDE bit.       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       bit 1-0       EID       EID         bit 1-0       EID       Extended Identifier bits       1 = Message address bit, EIDx, must be '1' to match filter	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
SID2       SID1       SID0       —       EXIDE       —       EID17       EID16         bit 7       bit 0	bit 15	÷						bit 8
SID2       SID1       SID0       —       EXIDE       —       EID17       EID16         bit 7       bit 0								
bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter       x = Bit is unknown         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit       If MIDE = 1:         1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses       If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter       1 = Message address bit, EIDx, must be '1' to match filter	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	SID2	SID1	SID0	_	EXIDE		EID17	EID16
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses       0 = Matches only messages with Standard Identifier addresses         1f MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         a Matches bit, EIDx, must be '1' to match filter	bit 7							bit 0
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '1' to match filter       0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Message Sit, SIDE       5         bit 2       Unimplemented: Read as '0'         bit 2       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 1-0       EID         if MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         a Message address bit, EIDx, must be '1' to match filter								
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-5       SID<10:0>: Standard Identifier bits       1 = Message address bit, SIDx, must be '1' to match filter         o = Message address bit, SIDx, must be '1' to match filter       0' = Bit is cleared       x = Bit is unknown         bit 4       Unimplemented: Read as '0'       bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses       0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.       If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter       1 = Message address bit, EIDx, must be '1' to match filter	Legend:							
bit 15-5       SID<10:0>: Standard Identifier bits         1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         0 = Matches only messages with Standard Identifier addresses         1 f MIDE = 0:         Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
1 = Message address bit, SIDx, must be '1' to match filter         0 = Message address bit, SIDx, must be '0' to match filter         bit 4       Unimplemented: Read as '0'         bit 3       EXIDE: Extended Identifier Enable bit         If MIDE = 1:       1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses       0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:       Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID         I= Message address bit, EIDx, must be '1' to match filter	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
If MIDE = 1:         1 = Matches only messages with Extended Identifier addresses         0 = Matches only messages with Standard Identifier addresses         If MIDE = 0:         Ignores EXIDE bit.         bit 2       Unimplemented: Read as '0'         bit 1-0       EID<17:16>: Extended Identifier bits         1 = Message address bit, EIDx, must be '1' to match filter	bit 4	0 = Message	address bit, SI	Dx, must be '				
bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	bit 3	<u>If MIDE = 1:</u> 1 = Matches 0 = Matches <u>If MIDE = 0:</u>	only messages only messages	with Extende				
1 = Message address bit, EIDx, must be '1' to match filter	bit 2	Unimplemen	ted: Read as '	כ'				
	bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
		•						

## 25.0 OP AMP/COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain up to four comparators, which can be configured in various ways. Comparators, CMP1, CMP2 and CMP3, also have the option to be configured as op amps, with the output being brought to an external pin for gain/filtering connections. As shown in Figure 25-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.


Note: Op Amp/Comparator 3 is not available on the dsPIC33EPXXXGP502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.

These options allow users to:

- · Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- · Configure output blanking and masking
- Configure as a comparator or op amp (CMP1, CMP2 and CMP3 only)

Note: Not all op amp/comparator input/output connections are available on all devices. See the "Pin Diagrams" section for available connections.

## FIGURE 25-1: OP AMP/COMPARATOR x MODULE BLOCK DIAGRAM (MODULES 1, 2 AND 3)




## 25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

## 25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

#### FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	CVR2OE <sup>(1)</sup>	_	_	_	VREFSEL	_	_
bit 15							bit
<b>D</b> 444 0	DAALO	DAALO		<b>D</b> 444 0	DAALO	DANA	<b>D</b> 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR10E <sup>(1)</sup>	CVRR	CVRSS <sup>(2)</sup>	CVR3	CVR2	CVR1	CVR0
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplement						
bit 14		•	ige Reference	•	ble bit <sup>(1)</sup>		
			nected to the C onnected from		nin		
bit 13-11	Unimplement				<b>F</b>		
bit 10	-		age Reference	e Select bit			
	1 = CVREFIN =	-	C				
	0 = CVREFIN is	s generated by	y the resistor ne	etwork			
bit 9-8	Unimplement	ted: Read as '	0'				
bit 7			e Reference E				
			erence circuit is erence circuit is		wn		
bit 6	CVR1OE: Co	mparator Volta	ige Reference	1 Output Ena	ble bit <sup>(1)</sup>		
			n the CVREF1C		n		
bit 5	CVRR: Comp	arator Voltage	Reference Ra	nge Selection	n bit		
	1 = CVRSRC/2 0 = CVRSRC/3						
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit <sup>(2)</sup>		
		0	erence source, erence source,	· ·	ref+) – (AVss) /dd – AVss		
bit 3-0	CVR<3:0> Co	mparator Volt	age Reference	Value Select	ion $0 \leq CVR < 3$ :	$0> \le 15$ bits	
	When CVRR = CVREFIN = (CV		(CVRSRC)				
	When CVRR = CVREFIN = (CV	= 0:		$(\mathbf{C})$			

## REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Тур.	Max.	Units	Conditions			
Idle Current (III	dle) <sup>(1)</sup>						
DC40d	3	8	mA	-40°C		10 MIPS	
DC40a	3	8	mA	+25°C	- 3.3V		
DC40b	3	8	mA	+85°C	3.3V		
DC40c	3	8	mA	+125°C			
DC42d	6	12	mA	-40°C		20 MIPS	
DC42a	6	12	mA	+25°C	- 3.3V		
DC42b	6	12	mA	+85°C	3.3V		
DC42c	6	12	mA	+125°C			
DC44d	11	18	mA	-40°C		40 MIPS	
DC44a	11	18	mA	+25°C	3.3V		
DC44b	11	18	mA	+85°C	5.5 V		
DC44c	11	18	mA	+125°C			
DC45d	17	27	mA	-40°C		60 MIPS	
DC45a	17	27	mA	+25°C	- 3.3V		
DC45b	17	27	mA	+85°C	5.5 V		
DC45c	17	27	mA	+125°C			
DC46d	20	35	mA	-40°C		70 MIPS	
DC46a	20	35	mA	+25°C	3.3V		
DC46b	20	35	mA	+85°C			

### TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

**Note 1:** Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DI60a	licl	Input Low Injection Current	0		<sub>-5</sub> (4,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7
DI60b	ІІСН	Input High Injection Current	0		+5 <sup>(5,6,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins <sup>(6)</sup>
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(8)</sup>	_	+20 <sup>(8)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection cur- rents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT

## TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
HDO10	Vol	Output Low Voltage 4x Sink Driver Pins <sup>(2)</sup>		—	0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)	
		Output Low Voltage 8x Sink Driver Pins <sup>(3)</sup>	—	—	0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)	
HDO20	Vон	Output High Voltage 4x Source Driver Pins <sup>(2)</sup>	2.4	—	—	V	IOH ≥ -10 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins <sup>(3)</sup>	2.4	—	—	V	ІОн ≥ 15 mA, VDD = 3.3V (Note 1)	
HDO20A	Vон1	Output High Voltage 4x Source Driver Pins <sup>(2)</sup>	1.5	—	—	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)	
			2.0	—	—		$IOH \ge -3.7 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$ (Note 1)	
			3.0	—	—		IOH ≥ -2 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins <sup>(3)</sup>	1.5	_	_	V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)	
			2.0	_	_		$IOH \ge -6.8 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$ (Note 1)	
			3.0	_	—		IOH ≥ -3 mA, VDD = 3.3V (Note 1)	

## TABLE 31-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<15:7> and RC3
 For 64-pin devices: RA4, RA9, RB<15:7>, RC3 and RC15

NOTES:

## 33.1 Package Marking Information (Continued)

