

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| Product Status             | Obsolete                                                                          |
|----------------------------|-----------------------------------------------------------------------------------|
| Core Processor             | dsPIC                                                                             |
| Core Size                  | 16-Bit                                                                            |
| Speed                      | 60 MIPs                                                                           |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                           |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                        |
| Number of I/O              | 53                                                                                |
| Program Memory Size        | 512KB (170K x 24)                                                                 |
| Program Memory Type        | FLASH                                                                             |
| EEPROM Size                | -                                                                                 |
| RAM Size                   | 24K x 16                                                                          |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                         |
| Data Converters            | A/D 16x10b/12b                                                                    |
| Oscillator Type            | Internal                                                                          |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                |
| Mounting Type              | Surface Mount                                                                     |
| Package / Case             | 64-VFQFN Exposed Pad                                                              |
| Supplier Device Package    | 64-VQFN (9x9)                                                                     |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp506t-e-mr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Pin Name <sup>(4)</sup> | Pin<br>Type | Buffer<br>Type | PPS                                                                          | Description                                                                  |  |  |  |  |  |  |
|-------------------------|-------------|----------------|------------------------------------------------------------------------------|------------------------------------------------------------------------------|--|--|--|--|--|--|
| C1IN1-                  | Ι           | Analog         | No                                                                           | Op Amp/Comparator 1 Negative Input 1.                                        |  |  |  |  |  |  |
| C1IN2-                  | I           | Analog         | No                                                                           | Comparator 1 Negative Input 2.                                               |  |  |  |  |  |  |
| C1IN1+                  | I           | Analog         | No                                                                           | Op Amp/Comparator 1 Positive Input 1.                                        |  |  |  |  |  |  |
| OA1OUT                  | 0           | Analog         | No                                                                           | Op Amp 1 output.                                                             |  |  |  |  |  |  |
| C10UT                   | 0           |                | Yes                                                                          | Comparator 1 output.                                                         |  |  |  |  |  |  |
| C2IN1-                  | Ι           | Analog         | No                                                                           | Op Amp/Comparator 2 Negative Input 1.                                        |  |  |  |  |  |  |
| C2IN2-                  | I.          | Analog         | No                                                                           | Comparator 2 Negative Input 2.                                               |  |  |  |  |  |  |
| C2IN1+                  | I.          | Analog         | No                                                                           | Op Amp/Comparator 2 Positive Input 1.                                        |  |  |  |  |  |  |
| OA2OUT                  | 0           | Analog         | No                                                                           | Op Amp 2 output.                                                             |  |  |  |  |  |  |
| C2OUT                   | 0           | —              | Yes                                                                          | Comparator 2 output.                                                         |  |  |  |  |  |  |
| C3IN1-                  | I           | Analog         | No                                                                           | Op Amp/Comparator 3 Negative Input 1.                                        |  |  |  |  |  |  |
| C3IN2-                  | I           | Analog         | No                                                                           | Comparator 3 Negative Input 2.                                               |  |  |  |  |  |  |
| C3IN1+                  | I           | Analog         | No                                                                           | Op Amp/Comparator 3 Positive Input 1.                                        |  |  |  |  |  |  |
| OA3OUT                  | 0           | Analog         | No                                                                           | Op Amp 3 output.                                                             |  |  |  |  |  |  |
| C3OUT                   | 0           |                | Yes                                                                          | Comparator 3 output.                                                         |  |  |  |  |  |  |
| C4IN1-                  | I           | Analog         | No                                                                           | Comparator 4 Negative Input 1.                                               |  |  |  |  |  |  |
| C4IN1+                  | I           | Analog         | No Comparator 4 Positive Input 1.                                            |                                                                              |  |  |  |  |  |  |
| C4OUT                   | 0           | —              | Yes                                                                          | Yes Comparator 4 output.                                                     |  |  |  |  |  |  |
| CVREF10                 | 0           | Analog         | No                                                                           | No Op amp/comparator voltage reference output.                               |  |  |  |  |  |  |
| CVREF20                 | 0           | Analog         | No                                                                           | Op amp/comparator voltage reference divided by 2 output.                     |  |  |  |  |  |  |
| PGED1                   | I/O         | ST             | No                                                                           | Data I/O pin for Programming/Debugging Communication Channel 1.              |  |  |  |  |  |  |
| PGEC1                   | I           | ST             | No                                                                           | Clock input pin for Programming/Debugging Communication Channel 1.           |  |  |  |  |  |  |
| PGED2                   | I/O         | ST             | No                                                                           | Data I/O pin for Programming/Debugging Communication Channel 2.              |  |  |  |  |  |  |
| PGEC2                   |             | SI             | No                                                                           | Clock input pin for Programming/Debugging Communication Channel 2.           |  |  |  |  |  |  |
| PGED3                   | 1/0         | SI             | NO                                                                           | Data I/O pin for Programming/Debugging Communication Channel 3.              |  |  |  |  |  |  |
| PGEC3                   | 1           | 51             | NO                                                                           | Clock input pin for Programming/Debugging Communication Channel 3.           |  |  |  |  |  |  |
| MCLR                    | I/P         | ST             | No                                                                           | Master Clear (Reset) input. This pin is an active-low Reset to the device.   |  |  |  |  |  |  |
| AVDD                    | Р           | Р              | No                                                                           | Positive supply for analog modules. This pin must be connected at all times. |  |  |  |  |  |  |
| AVss                    | Р           | Р              | No Ground reference for analog modules. This pin must be connected at times. |                                                                              |  |  |  |  |  |  |
| Vdd                     | Р           |                | No                                                                           | Positive supply for peripheral logic and I/O pins.                           |  |  |  |  |  |  |
| VCAP                    | Р           |                | No                                                                           | CPU logic filter capacitor connection.                                       |  |  |  |  |  |  |
| Vss                     | Р           |                | No                                                                           | Ground reference for logic and I/O pins.                                     |  |  |  |  |  |  |
| VREF+                   | Ι           | Analog         | No                                                                           | Analog voltage reference (high) input.                                       |  |  |  |  |  |  |
| VREF-                   | I           | Analog         | No                                                                           | Analog voltage reference (low) input.                                        |  |  |  |  |  |  |
| Legend: CMOS = C        | MOS co      | ompatible      | e input                                                                      | or output Analog = Analog input P = Power                                    |  |  |  |  |  |  |
| ST = Schmi              | tt Trigg    | jer input v    | with Cl                                                                      | MOS levels O = Output I = Input                                              |  |  |  |  |  |  |

| TABLE 1-1: | PINOUT I/O DESCRIPTIONS | (CONTINUED) |
|------------|-------------------------|-------------|
|------------|-------------------------|-------------|

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

**2:** This pin is available on dsPIC33EPXXXGP/MC50X devices only.

PPS = Peripheral Pin Select

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

TTL = TTL input buffer

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

**5:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

|              |       | TABLE 4-29. FERIFIERAL FIN SELECT INFOT REGISTER MAP FO |        |              |        |            |        |       |       |       |       |       |       |            |             |       |       |               |
|--------------|-------|---------------------------------------------------------|--------|--------------|--------|------------|--------|-------|-------|-------|-------|-------|-------|------------|-------------|-------|-------|---------------|
| File<br>Name | Addr. | Bit 15                                                  | Bit 14 | Bit 13       | Bit 12 | Bit 11     | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3      | Bit 2       | Bit 1 | Bit 0 | All<br>Resets |
| RPINR0       | 06A0  | _                                                       |        |              |        | INT1R<6:0> | >      |       |       | —     | -     | -     | _     | —          | —           | —     | —     | 0000          |
| RPINR1       | 06A2  | _                                                       | _      | _            | _      | _          | —      | _     | —     | _     |       |       |       | INT2R<6:0> | •           |       |       | 0000          |
| RPINR3       | 06A6  | _                                                       | _      | _            | _      |            | _      |       | —     | _     |       |       | -     | T2CKR<6:0  | >           |       |       | 0000          |
| RPINR7       | 06AE  | _                                                       |        |              |        | IC2R<6:0>  |        |       |       | _     |       |       |       | IC1R<6:0>  |             |       |       | 0000          |
| RPINR8       | 06B0  |                                                         |        |              |        | IC4R<6:0>  |        |       |       | _     |       |       |       | IC3R<6:0>  |             |       |       | 0000          |
| RPINR11      | 06B6  | _                                                       | _      |              |        |            |        |       |       |       |       |       | (     | OCFAR<6:0  | >           |       |       | 0000          |
| RPINR12      | 06B8  | _                                                       |        |              |        | FLT2R<6:0> | >      |       |       | _     |       |       |       | FLT1R<6:0> | >           |       |       | 0000          |
| RPINR14      | 06BC  | _                                                       |        |              | (      | QEB1R<6:0  | >      |       |       |       |       |       | (     | QEA1R<6:0  | >           |       |       | 0000          |
| RPINR15      | 06BE  |                                                         |        |              | Н      | OME1R<6:0  | 0>     |       |       | _     |       |       | I     | NDX1R<6:0  | >           |       |       | 0000          |
| RPINR18      | 06C4  |                                                         | _      | _            | _      | _          | —      | _     | _     | _     |       |       | ι     | J1RXR<6:0  | >           |       |       | 0000          |
| RPINR19      | 06C6  |                                                         | _      | _            | _      | _          | —      | _     | _     | _     |       |       | ι     | J2RXR<6:0  | >           |       |       | 0000          |
| RPINR22      | 06CC  |                                                         |        |              | S      | CK2INR<6:  | 0>     |       |       | _     |       |       |       | SDI2R<6:0> | <b>&gt;</b> |       |       | 0000          |
| RPINR23      | 06CE  |                                                         | _      | _            | _      | _          | —      | _     | _     | _     |       |       |       | SS2R<6:0>  |             |       |       | 0000          |
| RPINR26      | 06D4  |                                                         | _      |              |        |            |        |       | _     | _     | _     | _     | _     | _          | _           | _     | _     | 0000          |
| RPINR37      | 06EA  |                                                         |        | SYNCI1R<6:0> |        |            |        |       |       |       | _     | _     | _     | _          | _           | _     | _     | 0000          |
| RPINR38      | 06EC  | _                                                       |        | DTCMP1R<6:0> |        |            |        |       |       |       | —     | _     | _     | _          | _           | —     | —     | 0000          |
| RPINR39      | 06EE  | _                                                       |        |              | D      | FCMP3R<6:  | :0>    |       |       | _     |       |       | D     | TCMP2R<6:  | 0>          |       |       | 0000          |

# TABLE 4-29: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-30: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13       | Bit 12 | Bit 11     | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3      | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|-------|--------|--------|--------------|--------|------------|--------|-------|-------|-------|-------|-------|-------|------------|-------|-------|-------|---------------|
| RPINR0       | 06A0  | —      |        |              |        | INT1R<6:0> | •      |       |       | _     | —     | _     | —     | _          | —     | —     |       | 0000          |
| RPINR1       | 06A2  | —      | _      | _            | —      | _          | —      | —     | —     | _     |       |       |       | INT2R<6:0> | •     |       |       | 0000          |
| RPINR3       | 06A6  | —      | _      | _            | —      | _          | —      | —     | —     | _     |       |       | -     | T2CKR<6:0  | >     |       |       | 0000          |
| RPINR7       | 06AE  | —      |        | IC2R<6:0>    |        |            |        |       |       |       |       |       |       | IC1R<6:0>  |       |       |       | 0000          |
| RPINR8       | 06B0  | _      |        |              |        | IC4R<6:0>  |        |       |       | _     |       |       |       | IC3R<6:0>  |       |       |       | 0000          |
| RPINR11      | 06B6  | _      | _      | _            | _      | _          | _      | _     | _     | _     |       |       | (     | DCFAR<6:0  | >     |       |       | 0000          |
| RPINR18      | 06C4  | _      | _      | _            | _      | _          | _      | _     | _     | _     |       |       | ι     | J1RXR<6:0  | >     |       |       | 0000          |
| RPINR19      | 06C6  | _      |        |              |        |            |        |       | _     | _     |       |       | ι     | J2RXR<6:0  | >     |       |       | 0000          |
| RPINR22      | 06CC  | _      |        | SCK2INR<6:0> |        |            |        |       |       | _     |       |       |       | SDI2R<6:0> | >     |       |       | 0000          |
| RPINR23      | 06CE  | _      | _      | _            | _      | —          | _      | _     | _     | _     |       |       |       | SS2R<6:0>  |       |       |       | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-56: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8  | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA        | 0E00  |        |        | —      |        |        | —      |       | TRISA8 |       |       |       | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 011F          |
| PORTA        | 0E02  |        | -      | —      | -      | -      | —      | -     | RA8    | _     | _     | -     | RA4    | RA3    | RA2    | RA1    | RA0    | 0000          |
| LATA         | 0E04  | _      | _      | _      | _      | _      | _      | _     | LATA8  | _     | _     | _     | LATA4  | LATA3  | LATA2  | LA1TA1 | LA0TA0 | 0000          |
| ODCA         | 0E06  | _      | _      | _      | _      | _      | _      | _     | ODCA8  | _     | _     | _     | ODCA4  | ODCA3  | ODCA2  | ODCA1  | ODCA0  | 0000          |
| CNENA        | 0E08  | _      | _      | _      | _      | _      | _      | _     | CNIEA8 | _     | _     | _     | CNIEA4 | CNIEA3 | CNIEA2 | CNIEA1 | CNIEA0 | 0000          |
| CNPUA        | 0E0A  | _      | _      | _      | _      | _      | _      | _     | CNPUA8 | _     | _     | _     | CNPUA4 | CNPUA3 | CNPUA2 | CNPUA1 | CNPUA0 | 0000          |
| CNPDA        | 0E0C  | _      | _      | _      | _      | _      | _      | _     | CNPDA8 | _     | _     | _     | CNPDA4 | CNPDA3 | CNPDA2 | CNPDA1 | CNPDA0 | 0000          |
| ANSELA       | 0E0E  |        |        | —      |        | -      | —      |       | _      | _     |       |       | ANSA4  |        | -      | ANSA1  | ANSA0  | 0013          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-57: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File<br>Name | Addr. | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB        | 0E10  | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF          |
| PORTB        | 0E12  | RB15    | RB14    | RB13    | RB12    | RB11    | RB10    | RB9    | RB8    | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | xxxx          |
| LATB         | 0E14  | LATB15  | LATB14  | LATB13  | LATB12  | LATB11  | LATB10  | LATB9  | LATB8  | LATB7  | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | xxxx          |
| ODCB         | 0E16  | ODCB15  | ODCB14  | ODCB13  | ODCB12  | ODCB11  | ODCB10  | ODCB9  | ODCB8  | ODCB7  | ODCB6  | ODCB5  | ODCB4  | ODCB3  | ODCB2  | ODCB1  | ODCB0  | 0000          |
| CNENB        | 0E18  | CNIEB15 | CNIEB14 | CNIEB13 | CNIEB12 | CNIEB11 | CNIEB10 | CNIEB9 | CNIEB8 | CNIEB7 | CNIEB6 | CNIEB5 | CNIEB4 | CNIEB3 | CNIEB2 | CNIEB1 | CNIEB0 | 0000          |
| CNPUB        | 0E1A  | CNPUB15 | CNPUB14 | CNPUB13 | CNPUB12 | CNPUB11 | CNPUB10 | CNPUB9 | CNPUB8 | CNPUB7 | CNPUB6 | CNPUB5 | CNPUB4 | CNPUB3 | CNPUB2 | CNPUB1 | CNPUB0 | 0000          |
| CNPDB        | 0E1C  | CNPDB15 | CNPDB14 | CNPDB13 | CNPDB12 | CNPDB11 | CNPDB10 | CNPDB9 | CNPDB8 | CNPDB7 | CNPDB6 | CNPDB5 | CNPDB4 | CNPDB3 | CNPDB2 | CNPDB1 | CNPDB0 | 0000          |
| ANSELB       | 0E1E  | _       | _       | _       | _       | _       | _       | _      | ANSB8  | _      | _      | _      | _      | ANSB3  | ANSB2  | ANSB1  | ANSB0  | 010F          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-58: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|-------|-------|-------|-------|-------|--------|--------|---------------|
| TRISC        | 0E20  | —      | _      | —      | _      | —      | —      | —     | TRISC8 | _     | —     | —     | —     | —     | —     | TRISC1 | TRISC0 | 0103          |
| PORTC        | 0E22  | —      | _      | —      | _      | _      | _      | _     | RC8    |       | —     | _     | _     | _     | _     | RC1    | RC0    | xxxx          |
| LATC         | 0E24  | —      | _      | —      | _      | —      | —      | —     | LATC8  |       | _     | —     | —     | —     | _     | LATC1  | LATC0  | xxxx          |
| ODCC         | 0E26  | —      | _      | —      | _      | —      | —      | —     | ODCC8  |       | _     | —     | —     | —     | _     | ODCC1  | ODCC0  | 0000          |
| CNENC        | 0E28  | —      | _      | —      | _      | —      | —      | —     | CNIEC8 |       | _     | —     | —     | —     | _     | CNIEC1 | CNIEC0 | 0000          |
| CNPUC        | 0E2A  | —      | _      | —      | _      | —      | —      | —     | CNPUC8 |       | _     | —     | —     | —     | _     | CNPUC1 | CNPUC0 | 0000          |
| CNPDC        | 0E2C  | —      | _      | —      | _      | —      | —      | —     | CNPDC8 |       | _     | —     | —     | —     | _     | CNPDC1 | CNPDC0 | 0000          |
| ANSELC       | 0E2E  | _      | _      | _      | _      | _      | _      | _     | _      | _     | _     | _     | _     | _     |       | ANSC1  | ANSC0  | 0003          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA        | 0E00  |        | —      | —      |        |        |        | —     |       |       | —     |       | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 001F          |
| PORTA        | 0E02  |        | —      | _      |        | _      |        | —     |       |       | —     |       | RA4    | RA3    | RA2    | RA1    | RA0    | 0000          |
| LATA         | 0E04  |        | —      | —      |        |        |        | —     |       |       | —     |       | LATA4  | LATA3  | LATA2  | LA1TA1 | LA0TA0 | 0000          |
| ODCA         | 0E06  |        | —      | —      |        |        |        | —     |       |       | —     |       | ODCA4  | ODCA3  | ODCA2  | ODCA1  | ODCA0  | 0000          |
| CNENA        | 0E08  |        | —      | —      |        |        |        | —     |       |       | —     |       | CNIEA4 | CNIEA3 | CNIEA2 | CNIEA1 | CNIEA0 | 0000          |
| CNPUA        | 0E0A  |        | —      | —      |        |        |        | —     |       |       | —     |       | CNPUA4 | CNPUA3 | CNPUA2 | CNPUA1 | CNPUA0 | 0000          |
| CNPDA        | 0E0C  |        | —      | —      |        |        |        | —     |       |       | —     |       | CNPDA4 | CNPDA3 | CNPDA2 | CNPDA1 | CNPDA0 | 0000          |
| ANSELA       | 0E0E  | -      | —      | —      |        |        | -      | —     |       | _     | _     |       | ANSA4  | _      | —      | ANSA1  | ANSA0  | 0013          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-60: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

| File<br>Name | Addr. | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB        | 0E10  | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF          |
| PORTB        | 0E12  | RB15    | RB14    | RB13    | RB12    | RB11    | RB10    | RB9    | RB8    | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | xxxx          |
| LATB         | 0E14  | LATB15  | LATB14  | LATB13  | LATB12  | LATB11  | LATB10  | LATB9  | LATB8  | LATB7  | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | xxxx          |
| ODCB         | 0E16  | ODCB15  | ODCB14  | ODCB13  | ODCB12  | ODCB11  | ODCB10  | ODCB9  | ODCB8  | ODCB7  | ODCB6  | ODCB5  | ODCB4  | ODCB3  | ODCB2  | ODCB1  | ODCB0  | 0000          |
| CNENB        | 0E18  | CNIEB15 | CNIEB14 | CNIEB13 | CNIEB12 | CNIEB11 | CNIEB10 | CNIEB9 | CNIEB8 | CNIEB7 | CNIEB6 | CNIEB5 | CNIEB4 | CNIEB3 | CNIEB2 | CNIEB1 | CNIEB0 | 0000          |
| CNPUB        | 0E1A  | CNPUB15 | CNPUB14 | CNPUB13 | CNPUB12 | CNPUB11 | CNPUB10 | CNPUB9 | CNPUB8 | CNPUB7 | CNPUB6 | CNPUB5 | CNPUB4 | CNPUB3 | CNPUB2 | CNPUB1 | CNPUB0 | 0000          |
| CNPDB        | 0E1C  | CNPDB15 | CNPDB14 | CNPDB13 | CNPDB12 | CNPDB11 | CNPDB10 | CNPDB9 | CNPDB8 | CNPDB7 | CNPDB6 | CNPDB5 | CNPDB4 | CNPDB3 | CNPDB2 | CNPDB1 | CNPDB0 | 0000          |
| ANSELB       | 0E1E  |         |         | _       | -       | —       | —       | —      | ANSB8  |        | _      | —      |        | ANSB3  | ANSB2  | ANSB1  | ANSB0  | 010F          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 4.4.3 DATA MEMORY ARBITRATION AND BUS MASTER PRIORITY

EDS accesses from bus masters in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA and the ICD module. In the event of coincidental access to a bus by the bus masters, the arbiter determines which bus master access has the highest priority. The other bus masters are suspended and processed after the access of the bus by the bus master with the highest priority.

By default, the CPU is Bus Master 0 (M0) with the highest priority and the ICD is Bus Master 4 (M4) with the lowest priority. The remaining bus master (DMA Controller) is allocated to M3 (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA Controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Master Priority Control (MSTRPR) register. All bus masters with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest, with M2 in between). Also, all the bus masters with priorities below

# FIGURE 4-18: ARBITER ARCHITECTURE

that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus masters with different MSTRPR values are tabulated in Table 4-62.

This bus master priority control allows the user application to manipulate the real-time response of the system, either statically during initialization or dynamically in response to real-time events.

| TABLE 4-62: | DATA MEMORY BUS  |
|-------------|------------------|
|             | ARBITER PRIORITY |

| Briority     | MSTRPR<15:0 | > Bit Setting <sup>(1)</sup> |
|--------------|-------------|------------------------------|
| Phoney       | 0x0000      | 0x0020                       |
| M0 (highest) | CPU         | DMA                          |
| M1           | Reserved    | CPU                          |
| M2           | Reserved    | Reserved                     |
| M3           | DMA         | Reserved                     |
| M4 (lowest)  | ICD         | ICD                          |

**Note 1:** All other values of MSTRPR<15:0> are reserved.



# 7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the product page using the link above, enter |
|-------|--------------------------------------------------------------------------------------|
|       | this ORL in your prowser.                                                            |
|       | http://www.microchip.com/wwwproducts/                                                |
|       | Devices.aspx?dDocName=en555464                                                       |

#### 7.3.1 KEY RESOURCES

- "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 7.4 Interrupt Control and Status Registers

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

# 7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the Global Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA and DO stack overflow status trap sources.

The INTCON4 register contains the software generated hard trap status bit (SGHT).

# 7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

# 7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

# 7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

# 7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

# 7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "**CPU**" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

| U-0             | U-0                                                                   | U-0                                    | U-0                          | R-0               | R-0              | R-0             | R-0     |
|-----------------|-----------------------------------------------------------------------|----------------------------------------|------------------------------|-------------------|------------------|-----------------|---------|
| —               | —                                                                     | —                                      | —                            | ILR3              | ILR2             | ILR1            | ILR0    |
| bit 15          | ·                                                                     |                                        |                              |                   |                  | •               | bit 8   |
|                 |                                                                       |                                        |                              |                   |                  |                 |         |
| R-0             | R-0                                                                   | R-0                                    | R-0                          | R-0               | R-0              | R-0             | R-0     |
| VECNUM7         | VECNUM6                                                               | VECNUM5                                | VECNUM4                      | VECNUM3           | VECNUM2          | VECNUM1         | VECNUM0 |
| bit 7           |                                                                       |                                        |                              |                   |                  |                 | bit 0   |
|                 |                                                                       |                                        |                              |                   |                  |                 |         |
| Legend:         |                                                                       |                                        |                              |                   |                  |                 |         |
| R = Readable    | bit                                                                   | W = Writable                           | bit                          | U = Unimplen      | nented bit, read | as '0'          |         |
| -n = Value at F | POR                                                                   | '1' = Bit is set                       |                              | '0' = Bit is clea | ared             | x = Bit is unkr | nown    |
|                 |                                                                       |                                        |                              |                   |                  |                 |         |
| bit 15-12       | Unimplemen                                                            | ted: Read as '                         | 0'                           |                   |                  |                 |         |
| bit 11-8        | ILR<3:0>: Ne                                                          | w CPU Interru                          | pt Priority Lev              | el bits           |                  |                 |         |
|                 | 1111 = CPU                                                            | Interrupt Priori                       | y Level is 15                |                   |                  |                 |         |
|                 | •                                                                     |                                        |                              |                   |                  |                 |         |
|                 | •                                                                     |                                        |                              |                   |                  |                 |         |
|                 | 0001 = CPU<br>0000 = CPU                                              | Interrupt Priorif<br>Interrupt Priorif | y Level is 1<br>y Level is 0 |                   |                  |                 |         |
| bit 7-0         | VECNUM<7:0                                                            | D>: Vector Nun                         | -<br>nber of Pendin          | ig Interrupt bits |                  |                 |         |
|                 | 11111111 = 2                                                          | 255, Reserved                          | ; do not use                 | 0                 |                  |                 |         |
|                 | •                                                                     |                                        |                              |                   |                  |                 |         |
|                 | •                                                                     |                                        |                              |                   |                  |                 |         |
|                 | •                                                                     |                                        |                              |                   |                  |                 |         |
|                 | 00001001 =                                                            | 9, IC1 – Input (                       | Capture 1                    |                   |                  |                 |         |
|                 | 00001000 =                                                            | 8, INT0 – Exte                         | rnal Interrupt (             | )                 |                  |                 |         |
|                 | 00000111 = 00000110 = 00000110 = 00000110 = 00000110 = 00000100000000 | 7, Reserved; d                         | o not use                    |                   |                  |                 |         |
|                 | 00000101 = 00000101 = 000000101 = 00000000                            | 5. DMAC error                          | trap                         |                   |                  |                 |         |
|                 | 00000100 =                                                            | 4, Math error tr                       | ap                           |                   |                  |                 |         |
|                 | 00000011 =                                                            | 3, Stack error t                       | rap                          |                   |                  |                 |         |
|                 | 00000010 = 2                                                          | 2, Generic har                         | d trap                       |                   |                  |                 |         |
|                 | 00000001 =                                                            | 1, Address erro                        | or trap                      |                   |                  |                 |         |
|                 | 00000000000                                                           | o, Oscillator la                       | nuap                         |                   |                  |                 |         |

# REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| ·               |                               |                                      |                            |                                |                      |                 |        |
|-----------------|-------------------------------|--------------------------------------|----------------------------|--------------------------------|----------------------|-----------------|--------|
| R/W-1           | R/W-1                         | R/W-0                                | R/W-0                      | R/W-0                          | R/W-0                | R/W-0           | R/W-0  |
| PENH            | PENL                          | POLH                                 | POLL                       | PMOD1 <sup>(1)</sup>           | PMOD0 <sup>(1)</sup> | OVRENH          | OVRENL |
| bit 15          |                               |                                      |                            |                                |                      |                 | bit 8  |
|                 |                               |                                      |                            |                                |                      |                 |        |
| R/W-0           | R/W-0                         | R/W-0                                | R/W-0                      | R/W-0                          | R/W-0                | R/W-0           | R/W-0  |
| OVRDAT1         | OVRDAT0                       | FLTDAT1                              | FLTDAT0                    | CLDAT1                         | CLDAT0               | SWAP            | OSYNC  |
| bit 7           |                               |                                      |                            |                                |                      |                 | bit 0  |
|                 |                               |                                      |                            |                                |                      |                 |        |
| Legend:         |                               |                                      |                            |                                |                      |                 |        |
| R = Readable    | bit                           | W = Writable                         | bit                        | U = Unimplei                   | mented bit, read     | l as '0'        |        |
| -n = Value at F | POR                           | '1' = Bit is set                     |                            | '0' = Bit is cle               | eared                | x = Bit is unkr | nown   |
|                 |                               |                                      |                            |                                |                      |                 |        |
| bit 15          | PENH: PWM                     | (H Output Pin (                      | Ownership bit              |                                |                      |                 |        |
|                 | 1 = PWMx mc                   | dule controls I                      | PWMxH pin<br>WMx⊟ pin      |                                |                      |                 |        |
| hit 11          |                               |                                      |                            |                                |                      |                 |        |
| DIL 14          | 1 = DM/Mx mc                  | a Output Pin C                       |                            |                                |                      |                 |        |
|                 | 1 = PWWX IIIC<br>0 = GPIO mod | dule controls P                      | WMxL pin                   |                                |                      |                 |        |
| hit 13          |                               | H Output Pin I                       | Polarity bit               |                                |                      |                 |        |
|                 | 1 = PWMxH r                   | in is active-low                     | /                          |                                |                      |                 |        |
|                 | 0 = PWMxH p                   | oin is active-hig                    | h                          |                                |                      |                 |        |
| bit 12          | POLL: PWMx                    | L Output Pin F                       | olarity bit                |                                |                      |                 |        |
|                 | 1 = PWMxL p                   | in is active-low                     | ,                          |                                |                      |                 |        |
|                 | 0 = PWMxL p                   | in is active-hig                     | h                          |                                |                      |                 |        |
| bit 11-10       | PMOD<1:0>:                    | PWMx # I/O P                         | in Mode bits <sup>(1</sup> | )                              |                      |                 |        |
|                 | 11 = Reserve                  | d; do not use                        |                            |                                |                      |                 |        |
|                 | 10 = PWMx I/                  | O pin pair is in                     | the Push-Pul               | I Output mode                  |                      |                 |        |
|                 | 01 = PWWx I/<br>00 = PWMx I/  | O pin pair is in<br>O pin pair is in | the Complem                | nt Output mod<br>entary Output | mode                 |                 |        |
| hit 9           | OVRENH: Ov                    | erride Enable i                      | for PWMxH P                | in bit                         | mouo                 |                 |        |
| bit o           | 1 = OVRDAT                    | <1> controls or                      | itput on PWM               | xH nin                         |                      |                 |        |
|                 | 0 = PWMx ge                   | nerator control                      | s PWMxH pin                |                                |                      |                 |        |
| bit 8           | OVRENL: Ov                    | erride Enable f                      | or PWMxL Pi                | n bit                          |                      |                 |        |
|                 | 1 = OVRDAT                    | <0> controls ou                      | Itput on PWM               | xL pin                         |                      |                 |        |
|                 | 0 = PWMx ge                   | nerator control                      | s PWMxL pin                |                                |                      |                 |        |
| bit 7-6         | OVRDAT<1:0                    | >: Data for PW                       | /MxH, PWMxl                | L Pins if Overr                | ide is Enabled b     | its             |        |
|                 | If OVERENH                    | = 1, PWMxH is                        | s driven to the            | state specifie                 | d by OVRDAT<         | 1>.             |        |
|                 | If OVERENL :                  | = 1, PWMxL is                        | driven to the              | state specified                | l by OVRDAT<0        | >.              |        |
| bit 5-4         | FLTDAT<1:0>                   | Data for PW                          | MxH and PWI                | MxL Pins if FL                 | TMOD is Enable       | ed bits         |        |
|                 | If Fault is activ             | ve, PWMxH is                         | driven to the s            | state specified                | by FLTDAT<1>         |                 |        |
| hit 2 0         |                               | VE, FVVIVIXL IS (                    |                            |                                | UY FLIDAISUS.        | hita            |        |
| DIL 3-2         | LUAI <1:0>                    |                                      |                            | IXL PILIS IT ULN               |                      |                 |        |
|                 | If current-limit              | is active. PWN                       | /IxL is driven t           | to the state sp                | ecified by CLDA      | T<0>.           |        |
|                 |                               |                                      |                            |                                |                      |                 |        |
| Note 1: The     | ese bits should i             | not be changed                       | d after the PW             | Mx module is                   | enabled (PTEN        | = 1).           |        |

# REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER<sup>(2)</sup>

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

# 17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High register
- 32-Bit Position Compare Low register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.

#### 18.3 SPIx Control Registers

#### R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 SPIEN SPISIDL SPIBEC<2:0> \_\_\_\_\_ bit 15 R/W-0 R/W-0 R/W-0 R/C-0, HS R/W-0 R/W-0 R-0, HS, HC R-0, HS, HC SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF bit 7 bit 0 Legend: C = Clearable bit HS = Hardware Settable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables the module and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins 0 = Disables the module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues the module operation when device enters Idle mode 0 = Continues the module operation in Idle mode bit 12-11 Unimplemented: Read as '0' bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPIx transfers that are pending. Slave mode: Number of SPIx transfers that are unread. SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) bit 7 1 = SPIx Shift register is empty and Ready-To-Send or receive the data 0 = SPIx Shift register is not empty bit 6 SPIROV: SPIx Receive Overflow Flag bit

#### REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

1 = A new byte/word is completely received and discarded; the user application has not read the previous data in the SPIxBUF register 0 = No overflow has occurred SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode) bit 5 1 = RX FIFO is empty 0 = RX FIFO is not empty bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when last bit is shifted into SPIxSR and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR and as a result, the TX FIFO has one open memory location 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set) 010 = Interrupt when the SPIx receive buffer is 3/4 or more full 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the receive buffer is read and as a result, the buffer is empty

bit 8

### REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPIxTXB is full
  - 0 = Transmit started, SPIxTXB is empty

#### Standard Buffer mode:

Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.

# Enhanced Buffer mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

#### bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

#### Standard Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

#### Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

# 21.2 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CxCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CxCTRL1<7:5>). The module does not change the mode and the OPMODEx bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

# 21.3 ECAN Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---------------------------------------------|
|       | product page using the link above, enter    |
|       | this URL in your browser:                   |
|       | http://www.microchip.com/wwwproducts/       |
|       | Devices.aspx?dDocName=en555464              |

### 21.3.1 KEY RESOURCES

- "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

# 24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---------------------------------------------|
|       | product page using the link above, enter    |
|       | this URL in your browser:                   |
|       | http://www.microchip.com/wwwproducts/       |
|       | Devices.aspx?dDocName=en555464              |

### 24.2.1 KEY RESOURCES

- "Peripheral Trigger Generator" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER<sup>(1)</sup>

| R/W-0                             | R/W-0 | R/W-0 | R/W-0                              | R/W-0            | R/W-0 | R/W-0           | R/W-0 |
|-----------------------------------|-------|-------|------------------------------------|------------------|-------|-----------------|-------|
|                                   |       |       | PTGA                               | DJ<15:8>         |       |                 |       |
| bit 15                            |       |       |                                    |                  |       |                 | bit 8 |
|                                   |       |       |                                    |                  |       |                 |       |
| R/W-0                             | R/W-0 | R/W-0 | R/W-0                              | R/W-0            | R/W-0 | R/W-0           | R/W-0 |
|                                   |       |       | PTGA                               | DJ<7:0>          |       |                 |       |
| bit 7                             |       |       |                                    |                  |       |                 | bit 0 |
|                                   |       |       |                                    |                  |       |                 |       |
| Legend:                           |       |       |                                    |                  |       |                 |       |
| R = Readable bit W = Writable bit |       |       | U = Unimplemented bit, read as '0' |                  |       |                 |       |
| -n = Value at POR '1' = Bit is se |       |       |                                    | '0' = Bit is cle | ared  | x = Bit is unkr | nown  |

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGADD command.

# REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER<sup>(1)</sup>

| R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
|--------------|-------|-------|-------|-------|-------|-------|-------|--|
| PTGL0<15:8>  |       |       |       |       |       |       |       |  |
| bit 15 bit a |       |       |       |       |       |       |       |  |

| R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
|------------|-------|-------|-------|-------|-------|-------|-------|--|
| PTGL0<7:0> |       |       |       |       |       |       |       |  |
| bit 7      |       |       |       |       |       |       |       |  |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

### bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the  ${\tt PTGCTRL}$  Step command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

| bit 3-0 | Step<br>Command | OPTION<3:0> | Option Description                                                                                 |
|---------|-----------------|-------------|----------------------------------------------------------------------------------------------------|
|         | PTGCTRL(1)      | 0000        | Reserved.                                                                                          |
|         |                 | 0001        | Reserved.                                                                                          |
|         |                 | 0010        | Disable Step Delay Timer (PTGSD).                                                                  |
|         |                 | 0011        | Reserved.                                                                                          |
|         |                 | 0100        | Reserved.                                                                                          |
|         |                 | 0101        | Reserved.                                                                                          |
|         |                 | 0110        | Enable Step Delay Timer (PTGSD).                                                                   |
|         |                 | 0111        | Reserved.                                                                                          |
|         |                 | 1000        | Start and wait for the PTG Timer0 to match the Timer0 Limit Register.                              |
|         |                 | 1001        | Start and wait for the PTG Timer1 to match the Timer1 Limit Register.                              |
|         |                 | 1010        | Reserved.                                                                                          |
|         |                 | 1011        | Wait for the software trigger bit transition from low-to-high before continuing (PTGSWT = 0 to 1). |
|         |                 | 1100        | Copy contents of the Counter 0 register to the AD1CHS0 register.                                   |
|         |                 | 1101        | Copy contents of the Counter 1 register to the AD1CHS0 register.                                   |
|         |                 | 1110        | Copy contents of the Literal 0 register to the AD1CHS0 register.                                   |
|         |                 | 1111        | Generate triggers indicated in the Broadcast Trigger Enable register (PTGBTE).                     |
|         | PTGADD(1)       | 0000        | Add contents of the PTGADJ register to the Counter 0 Limit register (PTGC0LIM).                    |
|         |                 | 0001        | Add contents of the PTGADJ register to the Counter 1 Limit register (PTGC1LIM).                    |
|         |                 | 0010        | Add contents of the PTGADJ register to the Timer0 Limit register (PTGT0LIM).                       |
|         |                 | 0011        | Add contents of the PTGADJ register to the Timer1 Limit register (PTGT1LIM).                       |
|         |                 | 0100        | Add contents of the PTGADJ register to the Step Delay Limit register (PTGSDLIM).                   |
|         |                 | 0101        | Add contents of the PTGADJ register to the Literal 0 register (PTGL0).                             |
|         |                 | 0110        | Reserved.                                                                                          |
|         |                 | 0111        | Reserved.                                                                                          |
|         | PTGCOPY(1)      | 1000        | Copy contents of the PTGHOLD register to the Counter 0 Limit register (PTGC0LIM).                  |
|         |                 | 1001        | Copy contents of the PTGHOLD register to the Counter 1 Limit register (PTGC1LIM).                  |
|         |                 | 1010        | Copy contents of the PTGHOLD register to the Timer0 Limit register (PTGT0LIM).                     |
|         |                 | 1011        | Copy contents of the PTGHOLD register to the Timer1 Limit register (PTGT1LIM).                     |
|         |                 | 1100        | Copy contents of the PTGHOLD register to the Step Delay Limit register (PTGSDLIM).                 |
|         |                 | 1101        | Copy contents of the PTGHOLD register to the Literal 0 register (PTGL0).                           |
|         |                 | 1110        | Reserved.                                                                                          |
|         |                 | 1111        | Reserved.                                                                                          |

# TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

# 25.1.2 OP AMP CONFIGURATION B

Figure 25-7 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADC input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 30-53 in **Section 30.0 "Electrical Characteristics"** for the typical value of RINT1. Table 30-60 and Table 30-61 in **Section 30.0 "Electrical Characteristics"** describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-7 also defines the equation to be used to calculate the expected voltage at point VOAxOUT. This is the typical inverting amplifier equation.

# 25.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the<br>product page using the link above, enter<br>this URL in your browser: |
|-------|----------------------------------------------------------------------------------------------------------------------|
|       | http://www.microchip.com/wwwproducts/<br>Devices.aspx?dDocName=en555464                                              |

#### 25.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



#### FIGURE 25-7: OP AMP CONFIGURATION B





# FIGURE 30-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)



# TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

| AC CHARACTERISTICS |        |                                     | <b>Standa</b><br>(unless<br>Operati | rd Opera<br>otherwis<br>ng tempe | ting Con<br>se stated<br>rature | ditions: 3<br>)<br>-40°C ≤ T<br>-40°C ≤ T | <b>3.0V to 3.6V</b><br>$A \le +85^{\circ}C$ for Industrial<br>$A \le +125^{\circ}C$ for Extended |
|--------------------|--------|-------------------------------------|-------------------------------------|----------------------------------|---------------------------------|-------------------------------------------|--------------------------------------------------------------------------------------------------|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup>       | Min.                                | Conditions                       |                                 |                                           |                                                                                                  |
| MP10               | TFPWM  | PWMx Output Fall Time               | _                                   | —                                |                                 | ns                                        | See Parameter DO32                                                                               |
| MP11               | TRPWM  | PWMx Output Rise Time               | —                                   | _                                |                                 | ns                                        | See Parameter DO31                                                                               |
| MP20               | TFD    | Fault Input ↓ to PWMx<br>I/O Change | -                                   |                                  | 15                              | ns                                        |                                                                                                  |
| MP30               | Tfh    | Fault Input Pulse Width             | 15                                  | —                                |                                 | ns                                        |                                                                                                  |

**Note 1:** These parameters are characterized but not tested in manufacturing.



# FIGURE 30-16: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

# TABLE 30-35:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

| AC CHARACTERISTICS |                       |                                               | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |                     |      |       |                                |  |
|--------------------|-----------------------|-----------------------------------------------|------------------------------------------------------|---------------------|------|-------|--------------------------------|--|
| Param.             | Symbol                | Characteristic <sup>(1)</sup>                 | Min.                                                 | Typ. <sup>(2)</sup> | Max. | Units | Conditions                     |  |
| SP10               | FscP                  | Maximum SCK2 Frequency                        |                                                      | _                   | 9    | MHz   | (Note 3)                       |  |
| SP20               | TscF                  | SCK2 Output Fall Time                         | —                                                    | —                   | _    | ns    | See Parameter DO32<br>(Note 4) |  |
| SP21               | TscR                  | SCK2 Output Rise Time                         | —                                                    | —                   |      | ns    | See Parameter DO31<br>(Note 4) |  |
| SP30               | TdoF                  | SDO2 Data Output Fall Time                    | _                                                    |                     |      | ns    | See Parameter DO32<br>(Note 4) |  |
| SP31               | TdoR                  | SDO2 Data Output Rise Time                    | —                                                    | _                   |      | ns    | See Parameter DO31<br>(Note 4) |  |
| SP35               | TscH2doV,<br>TscL2doV | SDO2 Data Output Valid after SCK2 Edge        | —                                                    | 6                   | 20   | ns    |                                |  |
| SP36               | TdoV2sc,<br>TdoV2scL  | SDO2 Data Output Setup to<br>First SCK2 Edge  | 30                                                   | _                   |      | ns    |                                |  |
| SP40               | TdiV2scH,<br>TdiV2scL | Setup Time of SDI2 Data<br>Input to SCK2 Edge | 30                                                   |                     | _    | ns    |                                |  |
| SP41               | TscH2diL,<br>TscL2diL | Hold Time of SDI2 Data Input to SCK2 Edge     | 30                                                   | —                   | _    | ns    |                                |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI2 pins.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



#### FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

# 44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

|                         | MILLIMETERS |          |      |       |  |  |
|-------------------------|-------------|----------|------|-------|--|--|
| Dimension               | Limits      | MIN      | NOM  | MAX   |  |  |
| Number of Pins          | N           | 44       |      |       |  |  |
| Number of Pins per Side | ND          | 12       |      |       |  |  |
| Number of Pins per Side | NE          | 10       |      |       |  |  |
| Pitch                   | е           | 0.50 BSC |      |       |  |  |
| Overall Height          | А           | 0.80     | 0.90 | 1.00  |  |  |
| Standoff                | A1          | 0.025    | -    | 0.075 |  |  |
| Overall Width           | Е           | 6.00 BSC |      |       |  |  |
| Exposed Pad Width       | E2          | 4.40     | 4.55 | 4.70  |  |  |
| Overall Length          | D           | 6.00 BSC |      |       |  |  |
| Exposed Pad Length      | D2          | 4.40     | 4.55 | 4.70  |  |  |
| Contact Width           | b           | 0.20     | 0.25 | 0.30  |  |  |
| Contact Length          | L           | 0.20     | 0.25 | 0.30  |  |  |
| Contact-to-Exposed Pad  | К           | 0.20     | -    | -     |  |  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2