



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp506t-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



Pin Diagrams (Continued)









2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 1 Ohm) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 μ F (10 μ F is recommended), 16V connected to ground. The type can be ceramic or tantalum. See **Section 30.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See **Section 27.3 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





File Name Addr. Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 00 All Reset OC1CON1 0900 — — OCSIDL CCTSEL<2.0> — ENFLT8 ENFLT8 — OCFIT8 OCFIT8<		+- I U.	001	FULC			CUGII	OUTFU			KE013		F						
OC1CON1 0900 — — ENFLTB ENFLTB ENFLTB OCFLTB OCFLTB OCFLTA TRIGMODE OCM<2:0> 0000 OC1CON2 9902 FLTMD FLTOUT FLTRIEN OCINV — — — OC32 OCTRIG TRIGSTAT OCFLTB OCFLTA TRIGMODE OCM<2:0> 0000 OC100N2 9902 FLTMD FLTRIEN OCINV — — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL-4:0> 0000 OC100N2 9906 — — OUDUT Compare 1 Register	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON2 0902 FLTMD FLTNIEN OCINV — — OC22 OCTRIG TRIGSTAT OCTRIS SYNCSEL4:0> 0000 OC1RN 0906	OC1CON1	0900	_	—	OCSIDL	C	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>	•	0000
0C1RS 0904	OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC1R 096	OC1RS	0904							Outp	out Compare	e 1 Seconda	ary Register							xxxx
0C1TMR 0908	OC1R	0906								Output Co	mpare 1 Re	egister							xxxx
OC2CON1 090A — OCSIDL C_TSEL<2:> — ENFLTB ENFLTB M OCFLTB OCFLTA TRIGMODE OCM 000000000000000000000000000000000000	OC1TMR	0908								Timer V	alue 1 Regi	ster							xxxx
OC2CON2 0900 FLTMU FLTMU FLTNIEN OCINV - - OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4:0> OOD OC2R 0906 - - OC4 Corras SYNCSEL4:0> OOD OOD OC2R OOD Corras SYNCSEL4:0> OOD OO	OC2CON1	090A		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2RS 0906 Image: Second Windows Condows	OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	S SYNCSEL<4:0>			000C		
OC2R 0910 UNIC UNIC UNIC UNIC UNIC UNIC UNIC UNIC	OC2RS	090E		Output Compare 2 Secondary Register						xxxx									
OC2TMR 0912 Image: Second	OC2R	0910								Output Co	mpare 2 Re	egister							xxxx
OC3CON1 0914 — — OCSIDL OCTSEL<2:> — ENFLTB ENFLTA — OCFLTB OCFLTA TRIGMODE OCM<2:>> 000000000000000000000000000000000000	OC2TMR	0912								Timer V	alue 2 Regi	ster							xxxx
OC3CON20916FLTMDFLTOUTFLTRIENOCINV———OC32OCTRIGTRIGSTATOCTRISSYNCSEL4:0>0000OC3RS09180918	OC3CON1	0914		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC3Rs 0918 Output Compare 3 Secondary Register xxxx OC3R 091A	OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC3R 091A	OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							xxxx
OC3TMR 091C	OC3R	091A								Output Co	mpare 3 Re	egister							xxxx
OC4CON1 091E — OCSIDL OCTSEL<2:··· — ENFLTB ENFLTB OCFLTB OCFLTB OCFLTA TRIGMODE OCM<2:0> 000000000000000000000000000000000000	OC3TMR	091C								Timer V	alue 3 Regi	ster							xxxx
OC4CON2 0920 FLTMD FLTRIEN OCINV — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL<4:0> 000000000000000000000000000000000000	OC4CON1	091E	—	—	OCSIDL	0	CTSEL<2:	0>	_	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4Rs0922Output Compare 4 Secondary RegisterxxxxOC4R0924Output Compare 4 RegisterxxxxOC4TMR0926Timer Value 4 Registerxxxx	OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0)>		000C
OC4R 0924 Output Compare 4 Register xxxx OC4TMR 0926 Timer Value 4 Register xxxx	OC4RS	0922							Outp	out Compare	e 4 Seconda	ary Register							xxxx
OC4TMR 0926 Timer Value 4 Register xxxx	OC4R	0924								Output Co	mpare 4 Re	egister							xxxx
	OC4TMR	0926								Timer V	alue 4 Regi	ster							xxxx

TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS) address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Example 4-1. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when base address bit, EA<15> = 1, DSWPAG<8:0> are concatenated onto EA<14:0> to form the 24-bit EDS write address.





11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
C1TX ⁽²⁾	001110	RPn tied to CAN1 Transmit
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1 ⁽¹⁾	101101	RPn tied to PWM Primary Time Base Sync Output
QEI1CCMP ⁽¹⁾	101111	RPn tied to QEI 1 Counter Comparator Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15				·	-		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				SS2R<6:0>			
bit 7	<u>.</u>						bit 0
Logondi							

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-0	SS2R<6:0>: Assign SPI2 Slave Select (SS2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111001 = Input tied to RPI121
	•
	0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26 (dsPIC33EPXXXGP/MC50X DEVICES ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C1RXR<6:0>	>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-0	C1RXR<6:0>: Assign CAN1 RX Input (CRX1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111001 = Input tied to RPI121
	•
	0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

	5444.0	D 44/ 0	D 444 0		D 44/ 0	D 444 0	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				SYNCI1R<6:0)>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—	—	—
bit 7				-	•		bit 0
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplemer	nted: Read as '0)'				
bit 14-8	SYNCI1R<6: (see Table 11	• 0>: Assign PWI I-2 for input pin :	VI Synchroniz selection nur	zation Input 1 to nbers)	o the Correspon	ding RPn Pin b	its
	1111001 = 	nput tied to RPI	121				
	•						
	•						
	0000001 = I	nout tied to CME	21				
	0000000 =	nput tied to Vss					
bit 7-0	Unimplemer	nted: Read as '0)'				

15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB
bit 15							bit 8
R/W-0	U-0	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
ENFLTA		OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0
bit 7							bit 0
Legend:		HSC = Hardw	are Settable/Cl	earable bit			
R = Reada	ible bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '0)'				
bit 13	OCSIDL: Out	tput Compare x	Stop in Idle Mo	de Control bit			
	1 = Output C	compare x Halts	in CPU Idle me	ode via CDU Idia m	odo		
bit 12 10			nues lo operale		oue		
DIL 12-10	111 = Perinh	eral clock (Ep)	pare x Clock S				
	110 = Reserv	/ed					
	101 = PTGO	x clock ⁽²⁾					
	100 = T1CLK	is the clock so	urce of the OC	k (only the sync	hronous clock	is supported)	
	011 = 15CLK	is the clock sou	urce of the OC	Х У			
	001 = T3CLK	is the clock so	urce of the OC	x X			
	000 = T2CLK	is the clock so	urce of the OC	ĸ			
bit 9	Unimplemen	ted: Read as '0)'				
bit 8	ENFLTB: Fau	ult B Input Enab	le bit				
	1 = Output C 0 = Output C	compare Fault B compare Fault B	input (OCFB) input (OCFB)	is enabled is disabled			
bit 7	ENFLTA: Fau	ult A Input Enabl	le bit				
	1 = Output C	ompare Fault A	input (OCFA)	is enabled			
	0 = Output C	ompare Fault A	input (OCFA)	is disabled			
bit 6	Unimplemen	ted: Read as '0)'				
bit 5	OCFLTB: PW	M Fault B Cond	dition Status bit				
	1 = PWM Fa 0 = No PWM	ult B condition of Fault B condition	on OCFB pin ha on on OCFB pi	as occurred n has occurred			
bit 4	OCFLTA: PW	/M Fault A Cond	dition Status bit				
	1 = PWM Fault A condition on OCFA pin has occurred						
	0 = No PWM	I Fault A condition	on on OCFA pi	n has occurred			
Note 1:	OCxR and OCxF	RS are double-b	ouffered in PWN	A mode only.			
2:	Each Output Cor	mpare x module	(OCx) has one	PTG clock sou	urce. See Secti	on 24.0 "Perip	oheral Trigger
	Generator (PTG PTGO4 = OC1) wodule" for r	nore informatio	n.			
	PTGO5 = OC2						
	PTGO6 = OC3						
	PTGO7 = OC4						

REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

bit 2	HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 1	IDXIRQ: Status Flag for Index Event Status bit 1 = Index event has occurred 0 = No Index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

REGISTER 21-8:	CxEC: ECANx TRANSMIT/RECEIVE ERROR COUNT REGISTER
REGISTER 21-8:	CXEC: ECANX TRANSMIT/RECEIVE ERROR COUNT REGISTE

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknowr	า

bit 15-8	TERRCNT<7:0>:	Transmit Error	Count bits
DIL 10-0	IERRGNI < 1.0>.	Hanshill Enoi	Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SJW1 | SJW0 | BRP5 | BRP4 | BRP3 | BRP2 | BRP1 | BRP0 |
| bit 7 | | | • | • | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	$10 = \text{Length is } 3 \times \text{Tq}$
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ

```
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
```

```
11 1111 = TQ = 2 x 64 x 1/FCAN
```

•

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- 00 0000 = Tq = 2 x 1 x 1/FCAN

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	R/W	-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
VCFG2	VCFC	G1	VCFG0		_	CSCNA	CHPS1	CHPS0		
bit 15								bit 8		
R-0	R/W	-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	SMP	14	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS		
bit 7								bit 0		
Legend:										
R = Readable	e bit		W = Writable	bit	U = Unimpl	emented bit, read	d as '0'			
-n = Value at	POR		'1' = Bit is set		'0' = Bit is c	cleared	x = Bit is unk	nown		
bit 15-13	VCFG<	2:0>:	Converter Volt	age Reference	Configuratio	on bits				
	Value		VREFH	VREFL						
	000		Avdd	Avss						
	001	Ext	ernal VREF+	Avss						
	010		Avdd	External VRE	F-					
	011	Ext	ernal VREF+	External VRE	F-					
	lxx		Avdd	Avss						
bit 12-11	Unimple	emen	ted: Read as '	0'						
bit 10	CSCNA	CSCNA: Input Scan Select bit								
	1 = Scans inputs for CH0+ during Sample MUXA 0 = Does not scan inputs									
bit 9-8	CHPS<	CHPS<1:0>: Channel Select bits								
	<u>In 12-bit</u>	tmode	e (AD21B = 1)	, the CHPS<1:0	> bits are U	nimplemented ar	nd are Read as	<u>'0':</u>		
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1 00 = Converts CH0									
bit 7	BUFS:	BUFS: Buffer Fill Status bit (only valid when $BUFM = 1$)								
	1 = ADC is currently filling the second half of the buffer; the user application should access data in the									
	first half of the buffer 0 = ADC is currently filling the first half of the buffer; the user application should access data in the second half of the buffer									
bit 6-2	SMPI<4	SMPI<4:0>: Increment Rate bits								
	When A	DDM/	AEN = 0:							
	x1111 =	x1111 = Generates interrupt after completion of every 16th sample/conversion operation								
	x1110 =	= Gen	erates interrup	t after completion	on of every	15th sample/conv	ersion operation	on		
	•									
	•									
	x0001 = x0000 =	= Gen = Gen	erates interrup erates interrup	t after completion t after completion	on of every 2 on of every 3	2nd sample/conv sample/conversic	ersion operation	n		
	When A	When ADDMAEN = 1:								
	11111 =	= Incre	ements the DM	IA address after	completion	of every 32nd sa	ample/conversi	ion operation		
	11110 =	= Incre	ements the DM	IA address after	r completion	of every 31st sa	mple/conversion	on operation		
	•									
	•									
	00001 = 00000 =	= Incre = Incre	ements the DM ements the DM	IA address aftei IA address aftei	^r completion ^r completion	of every 2nd sar	nple/conversio /conversion op	n operation eration		

. . ACOND. ADCA CONTROL DECISTED 2

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
53	NEG	NEG	Acc(1)	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo()	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo\''	Store Rounded Accumulator	1	1	None
69	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
10	SEIM	SEIM	I		1	1	None
		SEIM	WREG		1	1	None
71	SFTAC	SETM	ws Acc,Wn ⁽¹⁾	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB,
		SFTAC	Acc,#Slit6 ⁽¹⁾	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB,

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)(unless otherwise stated)(1)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
Op Am	p DC Chara	cteristics					
CM40	VCMR	Common-Mode Input Voltage Range	AVss	_	AVDD	V	
CM41	CMRR	Common-Mode Rejection Ratio ⁽³⁾	—	40		db	Vсм = AVdd/2
CM42	VOFFSET	Op Amp Offset Voltage ⁽³⁾	—	±5	—	mV	
CM43	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	—	db	
CM44	los	Input Offset Current	—	_	_		See pad leakage currents in Table 30-11
CM45	Ів	Input Bias Current	—	—	_	_	See pad leakage currents in Table 30-11
CM46	Ιουτ	Output Current	—	_	420	μA	With minimum value of RFEEDBACK (CM48)
CM48	RFEEDBACK	Feedback Resistance Value	8	-	_	kΩ	
CM49a	VOADC	Output Voltage Measured at OAx Using ADC ^(3,4)	AVss + 0.077 AVss + 0.037 AVss + 0.018		AVDD – 0.077 AVDD – 0.037 AVDD – 0.018	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ
CM49b	Vout	Output Voltage Measured at OAxOUT Pin ^(3,4,5)	AVss + 0.210 AVss + 0.100 AVss + 0.050		AVDD - 0.210 AVDD - 0.100 AVDD - 0.050	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ
CM51	RINT1 ⁽⁶⁾	Internal Resistance 1 (Configuration A and B) ^(3,4,5)	198	264	317	Ω	Min = -40°C Typ = +25°C Max = +125°C

TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS (CONTINUED)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.

33.0 PACKAGING INFORMATION

33.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead SSOP



Example dsPIC33EP64GP 502-I/SP@3 1310017

Example



Example



28-Lead QFN-S (6x6x0.9 mm)



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	44		
Number of Pins per Side	ND	12		
Number of Pins per Side	NE	10		
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	Inits MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC		
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B