

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc504-h-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz <  $F_{IN}$  < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

### 2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

### 2.9 Application Examples

- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- Networking: LAN switches, gateways
- Data storage device management
- · Smart cards and smart card readers

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

#### FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR		US1 <sup>(1)</sup>	US0 <sup>(1)</sup>	EDT <sup>(1,2)</sup>	DL2 <sup>(1)</sup>	DL1 <sup>(1)</sup>	DL0 <sup>(1)</sup>
bit 15							bit 8
<b></b>							
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA(1)	SATB	SATDW <sup>(1)</sup>	ACCSAT(1)	IPL3(3)	SFA	RND <sup>(1)</sup>	IF <sup>(1)</sup>
bit 7							bit 0
Legend:		C - Clearable	hit				
R = Reada	hle hit	W = Writable	hit	U = Unimple	mented hit read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			1				
bit 15	VAR: Variable	e Exception Pro	ocessing Later	ncy Control bit			
	1 = Variable e	exception proce	essing latency	is enabled			
	0 = Fixed exc	eption process	ing latency is	enabled			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13-12	<b>US&lt;1:0&gt;:</b> DS	P Multiply Uns	igned/Signed (	Control bits <sup>(1)</sup>			
	11 = Reserve	ed nine multiplies	are mixed sign	<b>,</b>			
	01 = DSP eng	gine multiplies	are unsigned	1			
	00 = DSP eng	gine multiplies	are signed				
bit 11	EDT: Early DO	D Loop Termina	ation Control bi	it(1,2)			
	1 = Terminate 0 = No effect	es executing DO	loop at end o	f current loop	iteration		
bit 10-8	DL<2:0>: DO	Loop Nesting I	Level Status bi	ts <sup>(1)</sup>			
	111 <b>= 7</b> do <b>lo</b>	ops are active					
	•						
	•						
	001 = <b>1</b> DO <b>IO</b>	on is active					
	000 = 0 DO lo	ops are active					
bit 7	SATA: ACCA	Saturation En	able bit <sup>(1)</sup>				
	1 = Accumula 0 = Accumula	ator A saturatio ator A saturatio	n is enabled n is disabled				
bit 6	SATB: ACCB	Saturation En	able bit <sup>(1)</sup>				
	1 = Accumula	ator B saturatio	n is enabled				
	0 = Accumula	ator B saturatio	n is disabled				
bit 5	SATDW: Data	a Space Write f	from DSP Eng	ine Saturation	Enable bit <sup>(1)</sup>		
	1 = Data Space	ce write satura ce write satura	tion is enabled tion is disabled	1			
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	elect bit <sup>(1)</sup>			
	1 = 9.31 satu	ration (super sa	aturation)				
	0 = 1.31 satu	ration (normal	saturation)				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 <b>(3)</b>			
	1 = CPU Inter	rrupt Priority Le	evel is greater	than 7			
	0 = CPU inter	riupt Priority Le	evel is / or less	5			
Note 1: 2:	This bit is available This bit is always r	e on dsPIC33E read as '0'.	PXXXMC20X/	50X and dsPI	C33EPXXXGP	50X devices on	ly.

### REGISTER 3-2: CORCON: CORE CONTROL REGISTER

**3:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

### 4.2 Data Address Space

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a separate 16-bit-wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-7 through Figure 4-16.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes (32K words).

The base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all-zero word or byte is returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

#### 4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

### 4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

TADLL 4-2		LUANT	IL GIGI				ICINE	1<02) -	· • • • • .	I I OK US			IC/GFJ					
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	_	—	CSIDL	ABAT	CANCKS	R	EQOP<2:0	)>	OPN	NODE<2:0	>	_	CANCAP	_	_	WIN	0480
C1CTRL2	0402	_	—	_	—	—	—	_	_	_	—	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	_	_		F	ILHIT<4:0>			_				ICODE<6:0	>			0040
C1FCTRL	0406	[	DMABS<2:0	>	—	—		—	_	_	—	—			FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	5:0>			_	_			FNRB	<5:0>			0000
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	—	—	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	T<7:0>							RERRCM	NT<7:0>				0000
C1CFG1	0410	_	_	_	—	—	_	_	_	SJW<	1:0>			BRP	<5:0>			0000
C1CFG2	0412	_	WAKFIL	_	—	—	SI	EG2PH<2:(	0>	SEG2PHTS	SAM	S	EG1PH<2	::0>	P	RSEG<2:0	>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MS	K<1:0>	F6MS	K<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MS	K<1:0>	F1MSł	<<1:0>	F0MS	<<1:0>	0000
C1FMSKSEL2	041A	F15MS	SK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSł	<<1:0>	F8MS	<b>&lt;</b> <1:0>	0000

#### TABLE 4-21: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 OR 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-22: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							S	ee definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440							E	CAN1 Rece	eive Data Wo	ord							xxxx
C1TXD	0442							E	CAN1 Trans	smit Data W	ord							xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-34: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	_	_	_	_	_	_	_		NVMC	P<3:0>		0000
NVMADRL	072A								NVMAD	R<15:0>								0000
NVMADRH	072C		_	_	_	_		_					NVMADF	२<23:16>				0000
NVMKEY	072E	_	_		_	_	_	_	_				NVMKE	Y<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-35: SYSTEM CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_		VREGSF	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	(	COSC<2:0>				NOSC<2:0>		CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	[	DOZE<2:0>		DOZEN	F	RCDIV<2:0	>	PLLPOS	T<1:0>	—		F	LLPRE<	4:0>		0030
PLLFBD	0746	_	_	_			_	—				PLLDI	V<8:0>					0030
OSCTUN	0748	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration Fuses.

#### TABLE 4-36: REFERENCE CLOCK REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFOCON	074E	ROON	_	ROSSLP	ROSEL		RODI	V<3:0>		_	—		-	-	-		—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30			_	_	—			TRISD8	_	TRISD6	TRISD5	_					0160
PORTD	0E32	_	_	_	_	_	_	_	RD8	_	RD6	RD5		_	_	_	_	xxxx
LATD	0E34	_	_	_	_	_	_	_	LATD8	_	LATD6	LATD5		_	_	_	_	xxxx
ODCD	0E36	_	_	_	_	_	_	_	ODCD8	_	ODCD6	ODCD5		_	_	_	_	0000
CNEND	0E38	_	_	_	_	_	_	_	CNIED8	_	CNIED6	CNIED5		_	_	_	_	0000
CNPUD	0E3A	_	_	_	_	_	_	_	CNPUD8	_	CNPUD6	CNPUD5	_	_	_	_	_	0000
CNPDD	0E3C	_	_	_	_	_	_	_	CNPDD8	_	CNPDD6	CNPDD5		_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40	TRISE15	TRISE14	TRISE13	TRISE12	-	_	_	—	_	-	-	_	—	—	—	—	F000
PORTE	0E42	RE15	RE14	RE13	RE12	—	_	_	_	—	_		_	—	—	_	_	xxxx
LATE	0E44	LATE15	LATE14	LATE13	LATE12	—	_	_	_	_	_	_	_		—	_	_	xxxx
ODCE	0E46	ODCE15	ODCE14	ODCE13	ODCE12	—	—	—	—		—	—	—	-	—	—	—	0000
CNENE	0E48	CNIEE15	CNIEE14	CNIEE13	CNIEE12	—	_	_	_	—	_		_	—	—	_	_	0000
CNPUE	0E4A	CNPUE15	CNPUE14	CNPUE13	CNPUE12	—	_	_	_	—	_	_	_	_	—	_	_	0000
CNPDE	0E4C	CNPDE15	CNPDE14	CNPDE13	CNPDE12	—	_	_	—	—	_	_	_	—	—	—	_	0000
ANSELE	0E4E	ANSE15	ANSE14	ANSE13	ANSE12	—	_	—	_	_	—	_	—	—	_	_		F000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	—	—	_	—	—	_	—	_	—	_	—	_	_	_	TRISF1	TRISF0	0003
PORTF	0E52	—	—	—	_	—	_	_	_	—	—	—	_	_	_	RF1	RF0	xxxx
LATF	0E54	—	—	—	—	—	—	_	_	—	—	—	—	_	_	LATF1	LATF0	xxxx
ODCF	0E56	_	—	-	-	—	_	_	_	—		—		_	_	ODCF1	ODCF0	0000
CNENF	0E58		—		-	—	—	_	—	—	-	—	-	—	—	CNIEF1	CNIEF0	0000
CNPUF	0E5A	—	—	—	—	—	—	_	_	—	—	—	—	_	_	CNPUF1	CNPUF0	0000
CNPDF	0E5C	_	—	-	-	—	_	_	_	—		—		_	_	CNPDF1	CNPDF0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions. which apply to dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices, and the DSP accumulator class of instructions, which apply to the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

#### 4.5.4 MAC INSTRUCTIONS (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X DEVICES ONLY)

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The Two-Source Operand Prefetch registers must be members of the set: {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- · Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

#### 4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

### 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC<2:0> bits in the FOSCSEL Configuration register. The value of the FNOSC<2:0> bits is loaded into NOSC<2:0> (OSCCON<10:8>) on Reset, which in turn, initializes the system clock.



### **10.0 POWER-SAVING FEATURES**

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	Sleep mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	Idle mode

#### 10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

#### 10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

## 14.2 Input Capture Registers

#### REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Stop in Idle Control bit
	1 = Input capture will Halt in CPU Idle mode
	0 = Input capture will continue to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture Timer Select bits
	111 = Peripheral clock (FP) is the clock source of the ICx
	110 = Reserved
	101 = Reserved
	100 - 11 CLR is the clock source of the ICx (only the synchronous clock is supported) 011 = T5CLK is the clock source of the ICx
	010 = T4CLK is the clock source of the ICx
	001 = T2CLK is the clock source of the ICx
	000 = T3CLK is the clock source of the ICx
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
hit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
Dit 4	1 = Input capture buffer overflow occurred
	0 = No input capture buffer overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty, at least one more capture value can be read
	0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Capture mode, every 16th rising edge (Prescaler Capture mode)
	100 = Capture mode, every 4th rising edge (Prescaler Capture mode)
	011 = Capture mode, every falling edge (Simple Capture mode)
	001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)
	000 = Input capture module is turned off

## dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	HLD<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x		x = Bit is unkı	nown				

### REGISTER 17-10: INDX1HLD: INDEX COUNTER 1 HOLD REGISTER

bit 15-0 INDXHLD<15:0>: Hold Register for Reading and Writing INDX1CNTH bits

#### REGISTER 17-11: QEI1ICH: QEI1 INITIALIZATION/CAPTURE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unkr	nown				
1							

bit 15-0 **QEIIC<31:16>:** High Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

#### REGISTER 17-12: QEI1ICL: QEI1 INITIALIZATION/CAPTURE LOW WORD REGISTER

QEIIC<15:8>           bit 15         bit 15           R/W-0         R/W-0         R/W-0         R/W-0         R/W-0           QEIIC<7:0>         bit 7         bit 7         bit 7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15       b         R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         QEIIC<7:0>       b       b         Legend:       W = Writable bit       U = Unimplemented bit read as '0'				QEII	C<15:8>			
R/W-0         R/W-0 <th< td=""><td>bit 15</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 8</td></th<>	bit 15							bit 8
R/W-0         R/W-0 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>								
QEIIC<7:0>       bit 7       Legend:       R = Readable bit       W = Writable bit	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7     b       Legend:     W = Writable bit       B = Readable bit     W = Writable bit				QEII	C<7:0>			
<b>Legend:</b> R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit read as '0'	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit read as '0'								
R = Readable bit $W = Writable bit$ $U = Unimplemented bit read as '0'$	Legend:							
	R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 **QEIIC<15:0>:** Low Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
DMABS2	DMABS1	DMABS0	—	_	_	_	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	FSA4	FSA3	FSA2	FSA1	FSA0		
bit 7 bit 0									
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-13 bit 12-5 bit 4-0	DMABS<2:0> 111 = Reserv 110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplemen FSA<4:0>: FI 1111 = Rea 11110 = Rea	>: DMA Buffer S red fers in RAM fers in RAM fers in RAM rs in RAM rs in RAM rs in RAM ted: Read as '0 IFO Area Starts d Buffer RB31 d Buffer RB30	Size bits <sup>)</sup> with Buffer b	its					

### REGISTER 21-4: CxFCTRL: ECANx FIFO CONTROL REGISTER

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

#### REGISTER 21-24: CxRXOVF1: ECANx RECEIVE BUFFER OVERFLOW REGISTER 1

RXOVF4

bit 7			bit 0
Legend:	C = Writable bit, but or	nly '0' can be written to clear the bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	

RXOVF3

RXOVF2

R = Readable bit	vv = vvritable bit	U = Unimplemented bit, read	as 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<15:0>: Receive Buffer n Overflow bits

RXOVF6

RXOVF7

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

RXOVF5

#### REGISTER 21-25: CxRXOVF2: ECANx RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

RXOVF0

RXOVF1

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM <sup>(1)</sup>
PTGO17	PWM Time Base Synchronous Source for PWM <sup>(1)</sup>
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG Output to PPS Input Selection
PTGO31	PTG Output to PPS Input Selection

### TABLE 24-2: PTG OUTPUT DESCRIPTIONS

Note 1: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

## 25.0 OP AMP/COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain up to four comparators, which can be configured in various ways. Comparators, CMP1, CMP2 and CMP3, also have the option to be configured as op amps, with the output being brought to an external pin for gain/filtering connections. As shown in Figure 25-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.

Note: Op Amp/Comparator 3 is not available on the dsPIC33EPXXXGP502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.

These options allow users to:

- · Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- · Configure output blanking and masking
- Configure as a comparator or op amp (CMP1, CMP2 and CMP3 only)

Note: Not all op amp/comparator input/output connections are available on all devices. See the "Pin Diagrams" section for available connections.

#### FIGURE 25-1: OP AMP/COMPARATOR x MODULE BLOCK DIAGRAM (MODULES 1, 2 AND 3)



# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	
_	CVR2OE <sup>(1)</sup>	—	—	—	VREFSEL	—	—	
bit 15							bit 8	
R/W-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVRE	N CVR1OE <sup>(1)</sup>	CVRR	CVRSS <sup>(2)</sup>	CVR3	CVR2	CVR1	CVR0	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	i as '0'		
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	x = Bit is unkr	= Bit is unknown		
bit 15	Unimplemen	ted: Read as '	0'		(1)			
bit 14	CVR2OE: Co	mparator Volta	ige Reference	2 Output Ena	ble bit <sup>(1)</sup>			
	1 = (AVDD - A 0 = (AVDD - A	AVSS)/2 is conr AVSS)/2 is disce	nected to the C	VREF20 pin the CVREF20	pin			
bit 13-11	Unimplemen	ted: Read as '	0'					
bit 10	VREFSEL: C	omparator Voli	tage Reference	e Select bit				
	1 = CVREFIN :	= VREF+	-					
	0 = CVREFIN i	s generated by	y the resistor n	etwork				
bit 9-8	Unimplemen	ted: Read as '	0'					
bit 7	CVREN: Con	nparator Voltag	je Reference E	nable bit				
	1 = Compara	tor voltage refe	erence circuit is	s powered on	wn			
bit 6	CVR1OF: Co	mparator Volta	age Reference	1 Output Ena	ble bit(1)			
bit o	1 = Voltage le	1 = Voltage level is output on the CVREETO nin						
	0 = Voltage le	evel is disconne	ected from the	n CVREF10 pi	'n			
bit 5	CVRR: Comp	arator Voltage	Reference Ra	inge Selectior	n bit			
	1 = CVRSRC/2	24 step-size						
	0 = CVRSRC/3	32 step-size						
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit <sup>(2)</sup>			
	1 = Compara 0 = Compara	tor voltage refe tor voltage refe	erence source,	CVRSRC = (V CVRSRC = A)	(REF+) – (AVSS) /DD – AVSS			
bit 3-0	CVR<3:0> Co	omparator Volt	age Reference	Value Select	ion $0 \leq CVR < 3$ :	0> ≤ 15 bits		
	When CVRR	= 1:						
	CVREFIN = (C	VR<3:0>/24) •	(CVRSRC)					
	When CVRR	= 0:						
	CVREFIN = (C	VRSRC/4) + (C	VR<3:0>/32) •	(CVRSRC)				
Note 1:	CVRxOE overrides	s the TRISx an	d the ANSELx	bit settinas.				

#### REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
ALTI2C1	Alternate I2C1 pin 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 pin 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins
JTAGEN <sup>(2)</sup>	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

#### TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

DC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Param No. Symbol Characteristic			Тур.	Max.	Units	Conditions
Operati	Operating Voltage						
DC10	Vdd	Supply Voltage	3.0	_	3.6	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V	
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	—	—	V/ms	0V-1V in 100 ms

#### TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

#### TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments
	Cefc	External Filter Capacitor Value <sup>(1)</sup>	4.7	10	_	μF	Capacitor must have a low series resistance (< 1 Ohm)

**Note 1:** Typical VCAP voltage = 1.8 volts when VDD  $\geq$  VDDMIN.

## Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

TABLE A-6:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Cover Section	Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change
	Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	Corrects address range from 0x2FFF to 0x7FFF
	<ul> <li>Corrects DSRPAG and DSWPAG (now 3 hex digits)</li> </ul>
	<ul> <li>Changes Call Stack Frame from &lt;15:1&gt; to PC&lt;15:0&gt;</li> </ul>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program Memory"	Corrects descriptions of NVM registers
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module	
(dsPIC33EPXXXMC20X/50X	
Devices Only)"	
Section 19.0 "Inter-	Adds note to clarify that 100kbit/sec operation of I <sup>2</sup> C is not possible at high processor
Integrated Circuit™ (I <sup>2</sup> C™)"	speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	<ul> <li>Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.</li> </ul>
Section 25.0 "Op Amp/ Comparator Module"	• Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	<ul> <li>Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON&lt;10&gt;) = 1)</li> </ul>
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High-	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)
Temperature Electrical Characteristics"	

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

PMD (PIC24EPXXXIVC20X Devices)	
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTB (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTB (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTC (PIC24EPXXXGP/MC204	
doDIC22EDXXXCD/MC204/504 Dovideos) 102	
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	
PORTE (PIC24EPXXXGP/MC206	
doDIC22EDXXXCD/MC206/506 Dovideos) 100	
PORTF (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 101	
PTC 79	
FINI (0	
PWM (dsPIC33EPXXXMC20X/50X,	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)	
PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXMC20X Devices)       79         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PU24EPXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         80       QEI1 (dsPIC33EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93	
PIG	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PUC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PUC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75	
PIG       70         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       81         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75	
PIG	
PIG	
PIG	
PIG       76         PWM (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PU24EPXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         80       PWM Generator 3 (dsPIC33EPXXMC20X/50X,         PIC24EPXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X/50X,         PIC24EPXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       333	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PU24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       Channel 1, 2, 3 Select)       331	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time 1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       Channel 1, 2, 3 Select)       331         AD1CON1 (ADC1 Control 1)       325	
PIG70PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327	
PIG	
PIG	
PIG76PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, 	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)331AD1CON1 (ADC1 Control 1)325AD1CON3 (ADC1 Control 2)327AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON3 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238	
PIG	
PIG	
PIG	
PICS70PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158	
PIC370PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)331AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)364	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Autiernate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)331AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CN1 (ADC1 Control 1)325AD1CON1 (ADC1 Control 2)327AD1CON2 (ADC1 Control 3)329AD1CON3 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 4 Control)361CMXCON (Comparator 4 Control)362	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CN3 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 7 x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362	

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	366
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	375
CRCCONZ (CRC Control 2)	3/6
	3//
	3//
	210
	310
CVRCON (Comparator Voltage	519
Reference Control)	371
CyBLIEPNT1 (ECANy Filter 0-3	571
Buffer Pointer 1)	300
CyBLIEPNT2 (ECANy Filter 4-7	000
Buffer Pointer 2)	301
CxBUEPNT3 (ECANx Filter 8-11	001
Buffer Pointer 3)	301
CxBUEPNT4 (ECANx Filter 12-15	001
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	298
CxCFG2 (ECANx Baud Rate Configuration 2)	299
CxCTRL1 (ECANx Control 1)	290
CxCTRL2 (ECANx Control 2)	291
CxEC (ECANx Transmit/Receive Error Count)	298
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	300
CxFIFO (ECANx FIFO Status)	294
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	304
CxRXFnSID (ECANx Acceptance Filter n	
Standard Identifier)	303
CxRXFUL1 (ECANx Receive Buffer Full 1)	307
CxRXFUL2 (ECANx Receive Buffer Full 2)	307
CxRXMnEID (ECANx Acceptance Filter Mask n	
Extended Identifier)	306
CxRXMnSID (ECANx Acceptance Filter Mask n	
Standard Identifier)	306
CXRXOVF1 (ECANX Receive	
	308
CXRXOVF2 (ECAIXX Receive	200
	308
CXTRMICON (ECANX TX/RX	200
CvV/EC (ECANy Interrupt Code)	209
	202
DEVID (Device ID)	383
DMALCA (DMA Last Channel Active Status)	150
DMAPPS (DMA Ping-Pong Status)	151
DMAPWC (DMA Peripheral Write	101
Collision Status)	148
DMARQC (DMA Request Collision Status)	149
DMAxCNT (DMA Channel x Transfer Count)	146
DMAxCON (DMA Channel x Control)	142
DMAxPAD (DMA Channel x	
Peripheral Address)	146
DMAxREQ (DMA Channel x IRQ Select)	143