

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc504t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 4-5: PROGRAM MEMORY MAP FOR dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X AND PIC24EP512GP/MC20X DEVICES





		11.0	11.0		11.0					
		0-0	0-0	VREGSE	0-0		VREGS			
hit 15		—		VNEGSF	—	Civi	bit 8			
bit 10							Dit 0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1			
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR			
bit 7						.1	bit 0			
Legend:										
R = Reada	able bit	W = Writable I	oit	U = Unimpler	mented bit, read	1 as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	TRAPR: Trap	Reset Flag bit								
	$1 = A \operatorname{Trap} Co$	onflict Reset ha	s occurred	d						
hit 11			s not occurre		ot Elog bit					
DIL 14	1 = An illega	l oncode deter	viinniiaiizeu	v Access Res	et Flay Dit ode or Uninitial	lized W registe	er used as an			
	Address	Pointer caused	a Reset			ized w regiote				
	0 = An illegal	l opcode or Uni	nitialized W r	egister Reset h	as not occurred	t				
bit 13-12	Unimplemen	ted: Read as 'o)'							
bit 11	VREGSF: Fla	VREGSF: Flash Voltage Regulator Standby During Sleep bit								
	1 = Flash vol	tage regulator i	s active durir	ng Sleep						
bit 10		tage regulator (naby mode dui	ing Sleep					
bit Q	CM: Configur	ation Mismatch	, Elac bit							
bit 5	1 = A Configur	ration Mismatch	h Reset has	occurred						
	0 = A Configu	ration Mismatc	h Reset has	not occurred						
bit 8	VREGS: Volta	age Regulator S	Standby Durii	ng Sleep bit						
	1 = Voltage r	egulator is activ	e during Sle	ер						
	0 = Voltage r	egulator goes in	nto Standby i	mode during SI	еер					
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit							
	\perp = A Master 0 = A Master	Clear (pin) Res Clear (pin) Res	et has occur et has not or	rea ccurred						
bit 6	SWR: Softwa	re RESET (Instr	uction) Flag	bit						
	1 = A reset	instruction has	been execut	ed						
	0 = A RESET	instruction has	not been exe	ecuted						
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾						
	1 = WDT is er	nabled								
bit 4		ISADIEU hdog Timor Tim	o out Elog b	:+						
DIL 4	1 = WDT time		e-oul Flay D	IL						
	0 = WDT time	e-out has not oc	curred							
Note 1.	All of the Peset sta	itus hits can bo	set or cleare	d in software S	Setting one of th	ese hits in soft	vara does not			
	cause a device Re	set.								
2:	If the FWDTEN Co SWDTEN bit settin	onfiguration bit i	s '1' (unprog	rammed), the V	VDT is always e	enabled, regard	less of the			

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		_	_		_	
bit 15			•				bit 8
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
—	—		_		LSTCI	H<3:0>	
bit 7				-			bit 0
Legend:							
R = Readab	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'					1 as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits			
	1111 = No DI 1110 = Reser	MA transfer ha rved	s occurred sir	nce system Re	set		
	•						
	•						
	•						
	0100 = Reser 0011 = Last c 0010 = Last c 0001 = Last c	rved Jata transfer wa Jata transfer wa Jata transfer wa	as handled by as handled by as handled by	/ Channel 3 / Channel 2 / Channel 1			

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0000 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	_	_	_	_	_	PLLDIV8
bit 15		·					bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
PLLDIV7	PLLDIV6	PLLDIV5	PLLDIV4	PLLDIV3	PLLDIV2	PLLDIV1	PLLDIV0
bit 7		·			•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemen	ted: Read as '	0'				
bit 8-0	PLLDIV<8:0	>: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	111111111	= 513					
	•						
	•						
	•						
	000110000:	= 50 (default)					
	•						
	•						
	•						
	00000010:	= 4					
	000000001	= 3 = 2					
	0000000000000	-					

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
_	—	—	_	—	PWM3MD ⁽¹⁾	PWM2MD ⁽¹⁾	PWM1MD ⁽¹⁾		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—		_		_				
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						
bit 15-11	Unimplemen	ted: Read as '	0'						
bit 10	PWM3MD: P	WM3 Module D)isable bit ⁽¹⁾						
	1 = PWM3 mo	odule is disable	ed						
	0 = PWM3 mo	odule is enable	d						
bit 9	PWM2MD: P	WM2 Module D	isable bit ⁽¹⁾						
	1 = PWM2 mo	odule is disable	ed						
	0 = PWM2 mc	odule is enable	d						
bit 8	PWM1MD: P	WM1 Module D	isable bit ⁽¹⁾						
	1 = PWM1 mo	odule is disable	ed						
	0 = PWM1 mo	odule is enable	d						
bit 7-0	Unimplemen	ted: Read as '	0'						

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

Note 1: This bit is available on dsPIC33EPXXXMC50X/20X and PIC24EPXXXMC20X devices only.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment
010 1000	I/O	RP40	101 0101	—	
010 1001	I/O	RP41	101 0110	—	—
010 1010	I/O	RP42	101 0111		—
010 1011	I/O	RP43	101 1000		—
010 1100	I	RPI44	101 1001	—	—
101 1010	—	—	110 1101		—
101 1011			110 1110		—
101 1100	_		110 1111		—
101 1101	—	—	111 0000		—
101 1110	Ι	RPI94	111 0001		—
101 1111	Ι	RPI95	111 0010	—	—
110 0000	I	RPI96	111 0011	_	—
110 0001	I/O	RP97	111 0100	—	—
110 0010	—	—	111 0101	—	—
110 0011	_		111 0110	I/O	RP118
110 0100	—	—	111 0111	Ι	RPI119
110 0101		_	111 1000	I/O	RP120
110 0110		_	111 1001	I	RPI121
110 0111	_	_	111 1010	—	_
110 1000	—		111 1011	—	<u> </u>
110 1001	_	_	111 1100		_
110 1010	—	_	111 1101	—	—
110 1011	—		111 1110	—	<u> </u>
110 1100	—		111 1111	—	_

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDI	V<3:0>		—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			TRGSTF	RT<5:0>(1)		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-12	TRGDIV<3:0)>: Trigger # Ou	tput Divider b	vits			
	1111 = Trigg	er output for ev	ery 16th trigg	er event			
	1110 = Trigg	er output for ev	ery 15th trigg	er event			
	1101 = Trigg	er output for ev	ery 14th trigg	er event			
	1100 = Trigg	er output for ev	ery 13th trigg	er event			
	1011 = Irigg	er output for ev	ery 12th trigg	er event			
	1010 = Trigg	per output for ev	ery 11th trigge	er event			
	1001 - Trigg	er output for ev	ery 9th triage	r event			
	0111 = Trigg	er output for ev	erv 8th triage	r event			
	0110 = Trigg	er output for ev	erv 7th triage	r event			
	0101 = Trigg	er output for ev	ery 6th trigge	r event			
	0100 = Trigg	jer output for ev	ery 5th trigge	r event			
	0011 = Trigg	er output for ev	ery 4th trigge	r event			
	0010 = Trigg	er output for ev	ery 3rd trigge	r event			
	0001 = Trigg	er output for ev	ery 2nd trigge	erevent			
	0000 = Trigg	ger output for ev	ery trigger ev	ent			
bit 11-6	Unimplemer	nted: Read as '	0'				
bit 5-0	TRGSTRT<5	5:0>: Trigger Po	stscaler Start	Enable Select	bits ⁽¹⁾		
	111111 = W	aits 63 PWM cy	cles before g	enerating the fir	rst trigger event	after the modu	le is enabled
	•						
	•						
	•						
	000010 = W	aits 2 PWM cyc	les before ge	nerating the firs	t trigger event a	after the module	e is enabled
	000001 = W	aits 1 PWM cyc	le before gen	erating the first	trigger event a	fter the module	is enabled
	000000 = W	aits 0 PWM cyc	les before ge	nerating the firs	t trigger event	after the module	e is enabled

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	_	_		_	
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—	_	—	FRMDLY	SPIBEN
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	FRMEN: Frai	med SPIx Supp	ort bit				
	1 = Framed S	SPIx support is e	enabled (<mark>SSx</mark> disabled	pin is used as	Frame Sync p	ulse input/outpu	t)
bit 14	SPIFSD: Fra	me Svnc Pulse	Direction Cor	ntrol bit			
	1 = Frame Sy	ync pulse input ((slave)				
hit 12	EPMPOL · Er	amo Syno Bulse	Dolority bit				
DIL 13	1 = Frame Sv	anne Sync Fuise					
	0 = Frame S	vnc pulse is acti	ve-low				
bit 12-2	Unimplemen	nted: Read as '0)'				
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	bit			
	1 = Frame Sy 0 = Frame Sy	ync pulse coinci ync pulse prece	des with first des first bit cl	bit clock ock			
bit 0	SPIBEN: Enh	nanced Buffer E	nable bit				
	1 = Enhance	d buffer is enabl	led				
	0 = Enhance	d buffer is disab	led (Standard	l mode)			

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

21.4 ECAN Control Registers

REGISTER 21-1:	CxCTRL1: ECANx CONTROL REGISTER 1
----------------	-----------------------------------

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	
		CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0	
bit 15				·			bit 8	
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0	
OPMODE2	OPMODE1	OPMODE0		CANCAP	—	—	WIN	
bit 7							bit 0	
Legena:	hit	M = M/ritabla I		II – Unimplor	nonted bit read			
		'1' = Bit is set	JIL	$0^{\circ} = \text{Bit is closed}$	ared	v = Bitis unkr		
	UK	I - DILIS SEL			aleu		IOWIT	
bit 15-14	Unimplemen	ted: Read as '()'					
bit 13	CSIDL: ECAN	Nx Stop in Idle I	Mode bit					
	1 = Discontin	ues module ope	eration when	device enters I	dle mode			
	0 = Continues	s module opera	tion in Idle m	ode				
bit 12	ABAT: Abort	All Pending Tra	nsmissions b	it				
	1 = Signals al	I transmit buffe	rs to abort tra when all tran	ansmission smissions are a	aborted			
bit 11		CANx Module C	lock (ECAN) S	Source Select b	bit			
2	1 = FCAN is e	qual to 2 * FP						
	0 = FCAN is e	qual to FP						
bit 10-8	REQOP<2:0>: Request Operation Mode bits							
	111 = Set Lis	ten All Messag	es mode					
	101 = Reserv	red						
	100 = Set Co	nfiguration mod	le					
	011 = Set Lis	ten Only mode						
	001 = Set Dis	able mode						
	000 = Set No	rmal Operation	mode					
bit 7-5	OPMODE<2:	0> : Operation N	/lode bits					
	111 = Module	e is in Listen All	Messages m	node				
	110 = Reserv 101 = Reserv	red red						
	100 = Module	e is in Configura	ation mode					
	011 = Module	e is in Listen Or	ly mode					
	010 = Module	e is in Loopback e is in Disable n	node					
	000 = Module	e is in Normal C	peration mod	de				
bit 4	Unimplemen	ted: Read as 'o)'					
bit 3	CANCAP: CA	N Message Re	eceive Timer	Capture Event	Enable bit			
	1 = Enables in 0 = Disables (nput capture ba CAN capture	ised on CAN	message recei	ve			
bit 2-1	Unimplemen	ted: Read as '()'					
bit 0	WIN: SFR Ma	ap Window Sele	ect bit					
	1 = Uses filter	r window						
	0 = Uses buff	er window						

REGISTER 21-8:	CxEC: ECANx TRANSMIT/RECEIVE ERROR COUNT REGISTER
REGISTER 21-8:	CXEC: ECANX TRANSMIT/RECEIVE ERROR COUNT REGISTE

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
	TERRCNT<7:0>									
bit 15							bit 8			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
	RERRCNT<7:0>									
bit 7							bit 0			
Legend:										
R = Readable bi	t	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknowr	า			

bit 15-8	TERRCNT<7:0>:	Transmit Error	Count bits
DIL 10-0	IERRGNI < 1.0>.	Hanshill Enoi	Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SJW1 | SJW0 | BRP5 | BRP4 | BRP3 | BRP2 | BRP1 | BRP0 |
| bit 7 | | | • | • | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	$10 = \text{Length is } 3 \times \text{Tq}$
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ

```
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
```

```
11 1111 = TQ = 2 x 64 x 1/FCAN
```

•

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- 00 0000 = Tq = 2 x 1 x 1/FCAN

24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

24.2.1 KEY RESOURCES

- "Peripheral Trigger Generator" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGCTRL(1)	0000	Reserved.
		0001	Reserved.
		0010	Disable Step Delay Timer (PTGSD).
		0011	Reserved.
		0100	Reserved.
		0101	Reserved.
		0110	Enable Step Delay Timer (PTGSD).
		0111	Reserved.
		1000	Start and wait for the PTG Timer0 to match the Timer0 Limit Register.
		1001	Start and wait for the PTG Timer1 to match the Timer1 Limit Register.
		1010	Reserved.
		1011	Wait for the software trigger bit transition from low-to-high before continuing (PTGSWT = 0 to 1).
		1100	Copy contents of the Counter 0 register to the AD1CHS0 register.
		1101	Copy contents of the Counter 1 register to the AD1CHS0 register.
		1110	Copy contents of the Literal 0 register to the AD1CHS0 register.
		1111	Generate triggers indicated in the Broadcast Trigger Enable register (PTGBTE).
	PTGADD(1)	0000	Add contents of the PTGADJ register to the Counter 0 Limit register (PTGC0LIM).
		0001	Add contents of the PTGADJ register to the Counter 1 Limit register (PTGC1LIM).
		0010	Add contents of the PTGADJ register to the Timer0 Limit register (PTGT0LIM).
		0011	Add contents of the PTGADJ register to the Timer1 Limit register (PTGT1LIM).
		0100	Add contents of the PTGADJ register to the Step Delay Limit register (PTGSDLIM).
		0101	Add contents of the PTGADJ register to the Literal 0 register (PTGL0).
		0110	Reserved.
		0111	Reserved.
	PTGCOPY(1)	1000	Copy contents of the PTGHOLD register to the Counter 0 Limit register (PTGC0LIM).
		1001	Copy contents of the PTGHOLD register to the Counter 1 Limit register (PTGC1LIM).
		1010	Copy contents of the PTGHOLD register to the Timer0 Limit register (PTGT0LIM).
		1011	Copy contents of the PTGHOLD register to the Timer1 Limit register (PTGT1LIM).
		1100	Copy contents of the PTGHOLD register to the Step Delay Limit register (PTGSDLIM).
		1101	Copy contents of the PTGHOLD register to the Literal 0 register (PTGL0).
		1110	Reserved.
		1111	Reserved.

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
_	CVR2OE ⁽¹⁾	—	—	—	VREFSEL	—	—
bit 15							bit 8
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVRE	N CVR1OE ⁽¹⁾	CVRR	CVRSS ⁽²⁾	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	i as '0'	
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	Iown
bit 15	Unimplemen	ted: Read as '	0'		(1)		
bit 14	CVR2OE: Co	mparator Volta	ige Reference	2 Output Ena	ble bit ⁽¹⁾		
	1 = (AVDD - A 0 = (AVDD - A	AVSS)/2 is conr AVSS)/2 is disce	nected to the C	VREF20 pin the CVREF20	pin		
bit 13-11	Unimplemen	ted: Read as '	0'				
bit 10	VREFSEL: C	omparator Voli	tage Reference	e Select bit			
	1 = CVREFIN :	= VREF+	-				
	0 = CVREFIN i	s generated by	y the resistor n	etwork			
bit 9-8	Unimplemen	ted: Read as '	0'				
bit 7	CVREN: Con	nparator Voltag	je Reference E	nable bit			
	1 = Compara	tor voltage refe	erence circuit is	s powered on	wn		
bit 6	CVR1OF: Co	mparator Volta	age Reference	1 Output Ena	ble bit(1)		
bit o	1 = Voltage le	evel is output o	n the CVRFF10				
	0 = Voltage le	evel is disconne	ected from the	n CVREF10 pi	'n		
bit 5	CVRR: Comp	arator Voltage	Reference Ra	inge Selectior	n bit		
	1 = CVRSRC/2	24 step-size					
	0 = CVRSRC/3	32 step-size					
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit ⁽²⁾		
	1 = Compara 0 = Compara	tor voltage refe tor voltage refe	erence source,	CVRSRC = (V CVRSRC = A)	(REF+) – (AVSS) /DD – AVSS		
bit 3-0	CVR<3:0> Co	omparator Volt	age Reference	Value Select	ion $0 \leq CVR < 3$:	0> ≤ 15 bits	
	When CVRR	= 1:					
	CVREFIN = (C	VR<3:0>/24) •	(CVRSRC)				
	When CVRR	= 0:					
	CVREFIN = (C	VRSRC/4) + (C	VR<3:0>/32) •	(CVRSRC)			
Note 1:	CVRxOE overrides	s the TRISx an	d the ANSELx	bit settinas.			

REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions				
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000		_	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	3.0		3.6	V	
D132b	VPEW	VDD for Self-Timed Write	3.0		3.6	V	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	—	mA	
D136	IPEAK	Instantaneous Peak Current During Start-up	_	_	150	mA	
D137a	TPE	Page Erase Time	17.7	—	22.9	ms	TPE = 146893 FRC cycles, Ta = +85°C (See Note 3)
D137b	Тре	Page Erase Time	17.5	_	23.1	ms	TPE = 146893 FRC cycles, TA = +125°C (See Note 3)
D138a	Tww	Word Write Cycle Time	41.7	_	53.8	μs	Tww = 346 FRC cycles, TA = +85°C (See Note 3)
D138b	Tww	Word Write Cycle Time	41.2	—	54.4	μs	Tww = 346 FRC cycles, Ta = +125°C (See Note 3)

TABLE 30-14: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Minimum), TUN<5:0> = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".





FIGURE 30-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)



TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Condition				Conditions
MP10	TFPWM	PWMx Output Fall Time	_	—		ns	See Parameter DO32
MP11	TRPWM	PWMx Output Rise Time	—	_		ns	See Parameter DO31
MP20	TFD	Fault Input ↓ to PWMx I/O Change	-		15	ns	
MP30	Tfh	Fault Input Pulse Width	15	—		ns	

Note 1: These parameters are characterized but not tested in manufacturing.



FIGURE 30-20: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP	
15 MHz	Table 30-42			0,1	0,1	0,1	
10 MHz	—	Table 30-43	—	1	0,1	1	
10 MHz	—	Table 30-44	—	0	0,1	1	
15 MHz	—	—	Table 30-45	1	0	0	
11 MHz	—	—	Table 30-46	1	1	0	
15 MHz	_	_	Table 30-47	0	1	0	
11 MHz	_	_	Table 30-48	0	0	0	

TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
HDO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾	_	—	0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—	_	0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)
HDO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	—	—	V	IOH ≥ -10 mA, VDD = 3.3V (Note 1)
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	—	—	V	IOH ≥ 15 mA, VDD = 3.3V (Note 1)
HDO20A	Voh1	Output High Voltage 4x Source Driver Pins ⁽²⁾	1.5	—	—	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)
			2.0	—	—		IOH ≥ -3.7 mA, VDD = 3.3V (Note 1)
			3.0	—	—		IOH ≥ -2 mA, VDD = 3.3V (Note 1)
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5	_	_	V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)
			2.0	_	_		IOH ≥ -6.8 mA, VDD = 3.3V (Note 1)
			3.0	—	_		IOH ≥ -3 mA, VDD = 3.3V (Note 1)

TABLE 31-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<15:7> and RC3
 For 64-pin devices: RA4, RA9, RB<15:7>, RC3 and RC15