



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 60 MIPS   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT   |
| Number of I/O              | 53  |
| Program Memory Size        | 512KB (170K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 24K x 16  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 150°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-VQFN (9x9)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc506-h-mr">https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc506-h-mr</a> |

## Table of Contents

|      |  |     |
|------|--|-----|
| 1.0  | Device Overview .....  | 25  |
| 2.0  | Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers .....         | 29  |
| 3.0  | CPU .....  | 35  |
| 4.0  | Memory Organization .....  | 45  |
| 5.0  | Flash Program Memory .....   | 119 |
| 6.0  | Resets .....   | 123 |
| 7.0  | Interrupt Controller .....   | 127 |
| 8.0  | Direct Memory Access (DMA) .....   | 139 |
| 9.0  | Oscillator Configuration .....   | 153 |
| 10.0 | Power-Saving Features .....  | 163 |
| 11.0 | I/O Ports .....  | 173 |
| 12.0 | Timer1 .....   | 203 |
| 13.0 | Timer2/3 and Timer4/5 .....  | 207 |
| 14.0 | Input Capture .....  | 213 |
| 15.0 | Output Compare .....   | 219 |
| 16.0 | High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) .....                     | 225 |
| 17.0 | Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) ..... | 249 |
| 18.0 | Serial Peripheral Interface (SPI) .....  | 265 |
| 19.0 | Inter-Integrated Circuit™ (I <sup>2</sup> C™) .....  | 273 |
| 20.0 | Universal Asynchronous Receiver Transmitter (UART) .....   | 281 |
| 21.0 | Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only) .....                                    | 287 |
| 22.0 | Charge Time Measurement Unit (CTMU) .....  | 315 |
| 23.0 | 10-Bit/12-Bit Analog-to-Digital Converter (ADC) .....  | 321 |
| 24.0 | Peripheral Trigger Generator (PTG) Module .....  | 337 |
| 25.0 | Op Amp/Comparator Module .....   | 355 |
| 26.0 | Programmable Cyclic Redundancy Check (CRC) Generator .....   | 373 |
| 27.0 | Special Features .....   | 379 |
| 28.0 | Instruction Set Summary .....  | 387 |
| 29.0 | Development Support .....  | 397 |
| 30.0 | Electrical Characteristics .....   | 401 |
| 31.0 | High-Temperature Electrical Characteristics .....  | 467 |
| 32.0 | DC and AC Device Characteristics Graphs .....  | 475 |
| 33.0 | Packaging Information .....  | 479 |
|      | Appendix A: Revision History .....   | 507 |
|      | Index .....  | 517 |
|      | The Microchip Web Site .....   | 525 |
|      | Customer Change Notification Service .....   | 525 |
|      | Customer Support .....   | 525 |
|      | Product Identification System .....  | 527 |

### 3.5 Programmer's Model

The programmer's model for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/

MC20X devices contain control registers for Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only), Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only) and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory mapped, as shown in Table 4-1.


**TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS**

| Register(s) Name                                      | Description   |
|---|---|
| W0 through W15  | Working Register Array                                    |
| ACCA, ACCB  | 40-Bit DSP Accumulators                                   |
| PC  | 23-Bit Program Counter                                    |
| SR  | ALU and DSP Engine STATUS Register                        |
| SPLIM   | Stack Pointer Limit Value Register                        |
| TBLPAG  | Table Memory Page Address Register                        |
| DSRPAG  | Extended Data Space (EDS) Read Page Register              |
| DSWPAG  | Extended Data Space (EDS) Write Page Register             |
| RCOUNT  | REPEAT Loop Count Register                                |
| DCOUNT <sup>(1)</sup>                                 | DO Loop Count Register                                    |
| DOSTARTH <sup>(1,2)</sup> , DOSTARTL <sup>(1,2)</sup> | DO Loop Start Address Register (High and Low)             |
| DOENDH <sup>(1)</sup> , DOENDL <sup>(1)</sup>         | DO Loop End Address Register (High and Low)               |
| CORCON  | Contains DSP Engine, DO Loop Control and Trap Status bits |

**Note 1:** This register is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

**2:** The DOSTARTH and DOSTARTL registers are read-only.

FIGURE 4-14: DATA MEMORY MAP FOR PIC24EP128GP/MC20X/50X DEVICES



**REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER**

| U-0    | U-0 | U-0 | U-0 | R-0  | R-0  | R-0  | R-0  |
|--------|-----|-----|-----|------|------|------|------|
| —      | —   | —   | —   | ILR3 | ILR2 | ILR1 | ILR0 |
| bit 15 |     |     |     |      |      |      |      |

| R-0     |
|---------|---------|---------|---------|---------|---------|---------|---------|
| VECNUM7 | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7   |         |         |         |         |         |         |         |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-12      **Unimplemented:** Read as '0'bit 11-8      **ILR<3:0>:** New CPU Interrupt Priority Level bits

1111 = CPU Interrupt Priority Level is 15

•

•

•

0001 = CPU Interrupt Priority Level is 1

0000 = CPU Interrupt Priority Level is 0

bit 7-0      **VECNUM<7:0>:** Vector Number of Pending Interrupt bits

11111111 = 255, Reserved; do not use

•

•

•

00001001 = 9, IC1 – Input Capture 1

00001000 = 8, INT0 – External Interrupt 0

00000111 = 7, Reserved; do not use

00000110 = 6, Generic soft error trap

00000101 = 5, DMAC error trap

00000100 = 4, Math error trap

00000011 = 3, Stack error trap

00000010 = 2, Generic hard trap

00000001 = 1, Address error trap

00000000 = 0, Oscillator fail trap

**TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION**

| Oscillator Mode   | Oscillator Source | POSCMD<1:0> | FNOSC<2:0> | See Notes   |
|---|-------------------|-------------|------------|-------------|
| Fast RC Oscillator with Divide-by-N (FRCDIVN)               | Internal          | xx          | 111        | <b>1, 2</b> |
| Fast RC Oscillator with Divide-by-16 (FRCDIV16)             | Internal          | xx          | 110        | <b>1</b>    |
| Low-Power RC Oscillator (LPRC)                              | Internal          | xx          | 101        | <b>1</b>    |
| Primary Oscillator (HS) with PLL (HSPLL)                    | Primary           | 10          | 011        |             |
| Primary Oscillator (XT) with PLL (XTPLL)                    | Primary           | 01          | 011        |             |
| Primary Oscillator (EC) with PLL (ECPLL)                    | Primary           | 00          | 011        | <b>1</b>    |
| Primary Oscillator (HS)                                     | Primary           | 10          | 010        |             |
| Primary Oscillator (XT)                                     | Primary           | 01          | 010        |             |
| Primary Oscillator (EC)                                     | Primary           | 00          | 010        | <b>1</b>    |
| Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPPLL) | Internal          | xx          | 001        | <b>1</b>    |
| Fast RC Oscillator (FRC)                                    | Internal          | xx          | 000        | <b>1</b>    |

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

**2:** This is the default oscillator mode for an unprogrammed (erased) device.

## 9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 9.2.1 KEY RESOURCES

- “Oscillator” (DS70580) in the “dsPIC33/PIC24 Family Reference Manual”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “dsPIC33/PIC24 Family Reference Manual” Sections
- Development Tools

**REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1**

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|------------|-------|-------|-------|-------|-------|-------|
| —     | INT2R<6:0> |       |       |       |       |       |       |
| bit 7 | bit 0      |       |       |       |       |       |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7      **Unimplemented:** Read as '0'

bit 6-0      **INT2R<6:0>:** Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3**

| U-0    | U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-------|-----|-----|-----|-----|-----|-----|
| —      | —     | —   | —   | —   | —   | —   | —   |
| bit 15 | bit 8 |     |     |     |     |     |     |

| U-0   | R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|------------|-------|-------|-------|-------|-------|-------|
| —     | T2CKR<6:0> |       |       |       |       |       |       |
| bit 7 | bit 0      |       |       |       |       |       |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7      **Unimplemented:** Read as '0'

bit 6-0      **T2CKR<6:0>:** Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12  
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)**

| U-0    | R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|------------|-------|-------|-------|-------|-------|-------|
| —      | FLT2R<6:0> |       |       |       |       |       |       |
| bit 15 | bit 8      |       |       |       |       |       |       |

| U-0   | R/W-0      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|------------|-------|-------|-------|-------|-------|-------|
| —     | FLT1R<6:0> |       |       |       |       |       |       |
| bit 7 | bit 0      |       |       |       |       |       |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'

bit 14-8      **FLT2R<6:0>:** Assign PWM Fault 2 (FLT2) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'

bit 6-0      **FLT1R<6:0>:** Assign PWM Fault 1 (FLT1) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss


## 15.0 OUTPUT COMPARE

- Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “Output Compare” (DS70358) in the “dsPIC33/PIC24 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)).
- 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The output compare module can select one of seven available clock sources for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The output compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

**Note:** See “Output Compare” (DS70358) in the “dsPIC33/PIC24 Family Reference Manual” for OCxR and OCxRS register restrictions.

**FIGURE 15-1: OUTPUT COMPARE x MODULE BLOCK DIAGRAM**



**REGISTER 15-2: OC<sub>x</sub>CON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)**

|         |   |
|---------|---|
| bit 4-0 | <b>SYNCSEL&lt;4:0&gt;</b> : Trigger/Synchronization Source Selection bits   |
| 11111   | = OC <sub>x</sub> RS compare event is used for synchronization              |
| 11110   | = INT2 pin synchronizes or triggers OC <sub>x</sub>                         |
| 11101   | = INT1 pin synchronizes or triggers OC <sub>x</sub>                         |
| 11100   | = CTMU module synchronizes or triggers OC <sub>x</sub>                      |
| 11011   | = ADC1 module synchronizes or triggers OC <sub>x</sub>                      |
| 11010   | = CMP3 module synchronizes or triggers OC <sub>x</sub>                      |
| 11001   | = CMP2 module synchronizes or triggers OC <sub>x</sub>                      |
| 11000   | = CMP1 module synchronizes or triggers OC <sub>x</sub>                      |
| 10111   | = Reserved  |
| 10110   | = Reserved  |
| 10101   | = Reserved  |
| 10100   | = Reserved  |
| 10011   | = IC4 input capture event synchronizes or triggers OC <sub>x</sub>          |
| 10010   | = IC3 input capture event synchronizes or triggers OC <sub>x</sub>          |
| 10001   | = IC2 input capture event synchronizes or triggers OC <sub>x</sub>          |
| 10000   | = IC1 input capture event synchronizes or triggers OC <sub>x</sub>          |
| 01111   | = Timer5 synchronizes or triggers OC <sub>x</sub>                           |
| 01110   | = Timer4 synchronizes or triggers OC <sub>x</sub>                           |
| 01101   | = Timer3 synchronizes or triggers OC <sub>x</sub>                           |
| 01100   | = Timer2 synchronizes or triggers OC <sub>x</sub> ( <b>default</b> )        |
| 01011   | = Timer1 synchronizes or triggers OC <sub>x</sub>                           |
| 01010   | = PTGO <sub>x</sub> synchronizes or triggers OC <sub>x</sub> <sup>(3)</sup> |
| 01001   | = Reserved  |
| 01000   | = Reserved  |
| 00111   | = Reserved  |
| 00110   | = Reserved  |
| 00101   | = Reserved  |
| 00100   | = OC4 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>      |
| 00011   | = OC3 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>      |
| 00010   | = OC2 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>      |
| 00001   | = OC1 module synchronizes or triggers OC <sub>x</sub> <sup>(1,2)</sup>      |
| 00000   | = No Sync or Trigger source for OC <sub>x</sub>                             |

- Note 1:** Do not use the OC<sub>x</sub> module as its own Synchronization or Trigger source.
- 2:** When the OC<sub>y</sub> module is turned OFF, it sends a trigger out signal. If the OC<sub>x</sub> module uses the OC<sub>y</sub> module as a Trigger source, the OC<sub>y</sub> module must be unselected as a Trigger source prior to disabling it.
- 3:** Each Output Compare x module (OC<sub>x</sub>) has one PTG Trigger/Synchronization source. See **Section 24.0 “Peripheral Trigger Generator (PTG) Module”** for more information.

PTGO<sub>0</sub> = OC1

PTGO<sub>1</sub> = OC2

PTGO<sub>2</sub> = OC3

PTGO<sub>3</sub> = OC4

## REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

|         |  |
|---------|--|
| bit 7-6 | <b>DTC&lt;1:0&gt;</b> : Dead-Time Control bits<br>11 = Dead-Time Compensation mode<br>10 = Dead-time function is disabled<br>01 = Negative dead time is actively applied for Complementary Output mode<br>00 = Positive dead time is actively applied for all output modes   |
| bit 5   | <b>DTCP</b> : Dead-Time Compensation Polarity bit <sup>(3)</sup><br><u>When Set to '1'</u> :<br>If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened.<br>If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.<br><u>When Set to '0'</u> :<br>If DTCMPx = 0, PWMxH is shortened and PWMxL is lengthened.<br>If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened. |
| bit 4   | <b>Unimplemented</b> : Read as '0'   |
| bit 3   | <b>MTBS</b> : Master Time Base Select bit<br>1 = PWM generator uses the secondary master time base for synchronization and as the clock source for the PWM generation logic (if secondary time base is available)<br>0 = PWM generator uses the primary master time base for synchronization and as the clock source for the PWM generation logic                                |
| bit 2   | <b>CAM</b> : Center-Aligned Mode Enable bit <sup>(2,4)</sup><br>1 = Center-Aligned mode is enabled<br>0 = Edge-Aligned mode is enabled   |
| bit 1   | <b>XRES</b> : External PWMx Reset Control bit <sup>(5)</sup><br>1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode<br>0 = External pins do not affect PWMx time base  |
| bit 0   | <b>IUE</b> : Immediate Update Enable bit <sup>(2)</sup><br>1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate<br>0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the PWMx period boundary   |

- Note 1:** Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
- 2:** These bits should not be changed after the PWMx is enabled (PTEN = 1).
- 3:** DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
- 4:** The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- 5:** To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

**REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER**

| U-0    | U-0   | HS, R/C-0 | R/W-0    | HS, R/C-0 | R/W-0    | HS, R/C-0 | R/W-0    |
|--------|-------|-----------|----------|-----------|----------|-----------|----------|
| —      | —     | PCHEQIRQ  | PCHEQIEN | PCLEQIRQ  | PCLEQIEN | POSOVIRQ  | POSOVIEN |
| bit 15 | bit 8 |           |          |           |          |           |          |

| HS, R/C-0             | R/W-0 | HS, R/C-0 | R/W-0    | HS, R/C-0 | R/W-0  | HS, R/C-0 | R/W-0  |
|-----------------------|-------|-----------|----------|-----------|--------|-----------|--------|
| PCIIRQ <sup>(1)</sup> | PCIEN | VELOVIRQ  | VELOVIEN | HOMIRQ    | HOMIEN | IDXIRQ    | IDXIEN |
| bit 7                 | bit 0 |           |          |           |        |           |        |

|                   |                            |  |
|-------------------|----------------------------|--|
| <b>Legend:</b>    | HS = Hardware Settable bit | C = Clearable bit                            |
| R = Readable bit  | W = Writable bit           | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set           | '0' = Bit is cleared      x = Bit is unknown |

- bit 15-14      **Unimplemented:** Read as '0'
- bit 13      **PCHEQIRQ:** Position Counter Greater Than or Equal Compare Status bit  
1 = POS1CNT  $\geq$  QEI1GEC  
0 = POS1CNT < QEI1GEC
- bit 12      **PCHEQIEN:** Position Counter Greater Than or Equal Compare Interrupt Enable bit  
1 = Interrupt is enabled  
0 = Interrupt is disabled
- bit 11      **PCLEQIRQ:** Position Counter Less Than or Equal Compare Status bit  
1 = POS1CNT  $\leq$  QEI1LEC  
0 = POS1CNT > QEI1LEC
- bit 10      **PCLEQIEN:** Position Counter Less Than or Equal Compare Interrupt Enable bit  
1 = Interrupt is enabled  
0 = Interrupt is disabled
- bit 9      **POSOVIRQ:** Position Counter Overflow Status bit  
1 = Overflow has occurred  
0 = No overflow has occurred
- bit 8      **POSOVIEN:** Position Counter Overflow Interrupt Enable bit  
1 = Interrupt is enabled  
0 = Interrupt is disabled
- bit 7      **PCIIRQ:** Position Counter (Homing) Initialization Process Complete Status bit<sup>(1)</sup>  
1 = POS1CNT was reinitialized  
0 = POS1CNT was not reinitialized
- bit 6      **PCIEN:** Position Counter (Homing) Initialization Process Complete interrupt Enable bit  
1 = Interrupt is enabled  
0 = Interrupt is disabled
- bit 5      **VELOVIRQ:** Velocity Counter Overflow Status bit  
1 = Overflow has occurred  
0 = No overflow has not occurred
- bit 4      **VELOVIEN:** Velocity Counter Overflow Interrupt Enable bit  
1 = Interrupt is enabled  
0 = Interrupt is disabled
- bit 3      **HOMIRQ:** Status Flag for Home Event Status bit  
1 = Home event has occurred  
0 = No Home event has occurred

**Note 1:** This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

## 18.1 SPI Helpful Tips

1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on SSx.

**Note:** This insures that the first frame transmission after initialization is not shifted or corrupted.

2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = 0, always place a pull-down resistor on SSx.

**Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.

3. FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.

**Note:** Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in **Section 30.0 “Electrical Characteristics”** for details.

4. In Master mode only, set the SMP bit (SPIxCON1<9>) to a ‘1’ for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

## 18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 18.2.1 KEY RESOURCES

- “**Serial Peripheral Interface (SPI)**” (DS70569) in the “*dsPIC33/PIC24 Family Reference Manual*”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “*dsPIC33/PIC24 Family Reference Manual*” Sections
- Development Tools

**TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)**

| Bit Field             | Description   |
|-----------------------|---|
| WDTPRE                | Watchdog Timer Prescaler bit<br>1 = 1:128<br>0 = 1:32   |
| WDTPOST<3:0>          | Watchdog Timer Postscaler bits<br>1111 = 1:32,768<br>1110 = 1:16,384<br>•<br>•<br>•<br>0001 = 1:2<br>0000 = 1:1   |
| WDTWIN<1:0>           | Watchdog Window Select bits<br>11 = WDT window is 25% of WDT period<br>10 = WDT window is 37.5% of WDT period<br>01 = WDT window is 50% of WDT period<br>00 = WDT window is 75% of WDT period |
| ALTI2C1               | Alternate I2C1 pin<br>1 = I2C1 is mapped to the SDA1/SCL1 pins<br>0 = I2C1 is mapped to the ASDA1/ASCL1 pins  |
| ALTI2C2               | Alternate I2C2 pin<br>1 = I2C2 is mapped to the SDA2/SCL2 pins<br>0 = I2C2 is mapped to the ASDA2/ASCL2 pins  |
| JTAGEN <sup>(2)</sup> | JTAG Enable bit<br>1 = JTAG is enabled<br>0 = JTAG is disabled  |
| ICS<1:0>              | ICD Communication Channel Select bits<br>11 = Communicate on PGEC1 and PGED1<br>10 = Communicate on PGEC2 and PGED2<br>01 = Communicate on PGEC3 and PGED3<br>00 = Reserved, do not use       |

**Note 1:** This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

**2:** When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

## 29.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page ([www.microchip.com](http://www.microchip.com)) for the complete list of demonstration, development and evaluation kits.

## 29.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent® and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika®

**TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS**

| AC CHARACTERISTICS |        |   | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |                     |      |       |                    |
|--------------------|--------|---|---|---------------------|------|-------|--------------------|
| Param No.          | Symbol | Characteristic  | Min.  | Typ. <sup>(1)</sup> | Max. | Units | Conditions         |
| OS50               | FPLL1  | PLL Voltage Controlled Oscillator (VCO) Input Frequency Range | 0.8   | —                   | 8.0  | MHz   | ECPLL, XTPLL modes |
| OS51               | FVCO   | On-Chip VCO System Frequency                                  | 120   | —                   | 340  | MHz   |                    |
| OS52               | TLOCK  | PLL Start-up Time (Lock Time)                                 | 0.9   | 1.5                 | 3.1  | ms    |                    |
| OS53               | DCLK   | CLKO Stability (Jitter) <sup>(2)</sup>                        | -3  | 0.5                 | 3    | %     |                    |

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$\text{Effective Jitter} = \frac{DCLK}{\sqrt{\frac{FOSC}{\text{Time Base or Communication Clock}}}}$$

For example, if Fosc = 120 MHz and the SPIx bit rate = 10 MHz, the effective jitter is as follows:

$$\text{Effective Jitter} = \frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

**TABLE 30-19: INTERNAL FRC ACCURACY**

| AC CHARACTERISTICS  |                | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |      |      |       |                     |                |
|---|----------------|---|------|------|-------|---------------------|----------------|
| Param No.   | Characteristic | Min.  | Typ. | Max. | Units | Conditions          |                |
| <b>Internal FRC Accuracy @ FRC Frequency = 7.37 MHz<sup>(1)</sup></b> |                |   |      |      |       |                     |                |
| F20a  | FRC            | -1.5  | 0.5  | +1.5 | %     | -40°C ≤ TA ≤ -10°C  | VDD = 3.0-3.6V |
|   |                | -1  | 0.5  | +1   | %     | -10°C ≤ TA ≤ +85°C  | VDD = 3.0-3.6V |
| F20b  | FRC            | -2  | 1    | +2   | %     | +85°C ≤ TA ≤ +125°C | VDD = 3.0-3.6V |

**Note 1:** Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.


**TABLE 30-20: INTERNAL LPRC ACCURACY**

| AC CHARACTERISTICS                     |                | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |      |      |       |                     |                |
|--|----------------|---|------|------|-------|---------------------|----------------|
| Param No.                              | Characteristic | Min.  | Typ. | Max. | Units | Conditions          |                |
| <b>LPRC @ 32.768 kHz<sup>(1)</sup></b> |                |   |      |      |       |                     |                |
| F21a                                   | LPRC           | -30   | —    | +30  | %     | -40°C ≤ TA ≤ -10°C  | VDD = 3.0-3.6V |
|  |                | -20   | —    | +20  | %     | -10°C ≤ TA ≤ +85°C  | VDD = 3.0-3.6V |
| F21b                                   | LPRC           | -30   | —    | +30  | %     | +85°C ≤ TA ≤ +125°C | VDD = 3.0-3.6V |

**Note 1:** The change of LPRC frequency as VDD changes.

### **33.1 Package Marking Information (Continued)**


48-Lead UQFN (6x6x0.5 mm)



Example




64-Lead QFN (9x9x0.9 mm)




Example



64-Lead TQFP (10x10x1 mm)




Example



**44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                   |  | MILLIMETERS |          |          |
|-------------------------|--|-------------|----------|----------|
| Dimension Limits        |  | MIN         | NOM      | MAX      |
| Number of Pins          |  | N           |          | 44       |
| Pitch                   |  | e           |          | 0.65 BSC |
| Overall Height          |  | A           | 0.80     | 0.90     |
| Standoff                |  | A1          | 0.00     | 0.02     |
| Terminal Thickness      |  | A3          | 0.20 REF |          |
| Overall Width           |  | E           | 8.00 BSC |          |
| Exposed Pad Width       |  | E2          | 6.25     | 6.45     |
| Overall Length          |  | D           | 8.00 BSC |          |
| Exposed Pad Length      |  | D2          | 6.25     | 6.45     |
| Terminal Width          |  | b           | 0.20     | 0.30     |
| Terminal Length         |  | L           | 0.30     | 0.40     |
| Terminal-to-Exposed-Pad |  | K           | 0.20     | -        |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

## INDEX

### A

|   |          |
|---|----------|
| Absolute Maximum Ratings .....  | 401      |
| AC Characteristics .....  | 413, 471 |
| 10-Bit ADC Conversion Requirements .....  | 465      |
| 12-Bit ADC Conversion Requirements .....  | 463      |
| ADC Module.....   | 459      |
| ADC Module (10-Bit Mode).....   | 461, 473 |
| ADC Module (12-Bit Mode).....   | 460, 473 |
| Capacitive Loading Requirements on  |          |
| Output Pins .....   | 413      |
| DMA Module Requirements .....   | 465      |
| ECANx I/O Requirements .....  | 454      |
| External Clock.....   | 414      |
| High-Speed PWMx Requirements .....  | 422      |
| I/O Timing Requirements .....   | 416      |
| I2Cx Bus Data Requirements (Master Mode) .....                                  | 451      |
| I2Cx Bus Data Requirements (Slave Mode) .....                                   | 453      |
| Input Capture x Requirements .....  | 420      |
| Internal FRC Accuracy.....  | 415      |
| Internal LPRC Accuracy.....   | 415      |
| Internal RC Accuracy .....  | 472      |
| Load Conditions .....   | 413, 471 |
| OCx/PWMx Mode Requirements .....  | 421      |
| Op Amp/Comparator Voltage Reference   |          |
| Settling Time Specifications.....   | 457      |
| Output Compare x Requirements .....   | 421      |
| PLL Clock.....  | 415, 471 |
| QEI External Clock Requirements .....   | 423      |
| QEI Index Pulse Requirements .....  | 425      |
| Quadrature Decoder Requirements .....   | 424      |
| Reset, Watchdog Timer, Oscillator Start-up Timer,                               |          |
| Power-up Timer Requirements .....   | 417      |
| SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x,<br>SMP = 1) Requirements ..... | 441      |
| SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,<br>SMP = 1) Requirements ..... | 440      |
| SPI1 Master Mode (Half-Duplex, Transmit Only)                                   |          |
| Requirements .....  | 439      |
| SPI1 Maximum Data/Clock Rate Summary .....                                      | 438      |
| SPI1 Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 0, SMP = 0) Requirements .....  | 449      |
| SPI1 Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 1, SMP = 0) Requirements .....  | 447      |
| SPI1 Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 0, SMP = 0) Requirements .....  | 443      |
| SPI1 Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 1, SMP = 0) Requirements .....  | 445      |
| SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP<br>= 1) Requirements ..... | 429      |
| SPI2 Master Mode (Full-Duplex, CKE = 1,<br>CKP = x, SMP = 1) Requirements ..... | 428      |
| SPI2 Master Mode (Half-Duplex, Transmit Only)                                   |          |
| Requirements .....  | 427      |
| SPI2 Maximum Data/Clock Rate Summary .....                                      | 426      |
| SPI2 Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 0, SMP = 0) Requirements .....  | 437      |
| SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP<br>= 0) Requirements .....  | 435      |
| SPI2 Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 0, SMP = 0) Requirements .....  | 431      |
| SPI2 Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 1, SMP = 0) Requirements .....  | 433      |

|   |     |
|---|-----|
| Timer1 External Clock Requirements .....        | 418 |
| Timer2/Timer4 External Clock Requirements ..... | 419 |
| Timer3/Timer5 External Clock Requirements ..... | 419 |
| UARTx I/O Requirements .....                    | 454 |

### ADC

|                                   |     |
|-----------------------------------|-----|
| Control Registers .....           | 325 |
| Helpful Tips .....                | 324 |
| Key Features .....                | 321 |
| Resources .....                   | 324 |
| Arithmetic Logic Unit (ALU) ..... | 44  |
| Assembler .....                   |     |
| MPASM Assembler .....             | 398 |

### B

|                                 |     |
|---------------------------------|-----|
| Bit-Reversed Addressing .....   | 115 |
| Example .....                   | 116 |
| Implementation .....            | 115 |
| Sequence Table (16-Entry) ..... | 116 |

### Block Diagrams

|  |     |
|--|-----|
| Data Access from Program Space   |     |
| Address Generation .....   | 117 |
| 16-Bit Timer1 Module .....   | 203 |
| ADC Conversion Clock Period .....  | 323 |
| ADC with Connection Options for ANx Pins<br>and Op Amps .....            | 322 |
| Arbiter Architecture .....   | 110 |
| BEMF Voltage Measurement Using ADC .....                                 | 34  |
| Boost Converter Implementation .....                                     | 32  |
| CALL Stack Frame .....   | 111 |
| Comparator (Module 4) .....  | 356 |
| Connections for On-Chip Voltage Regulator .....                          | 384 |
| CPU Core .....   | 36  |
| CRC Module .....   | 373 |
| CRC Shift Engine .....   | 374 |
| CTMU Module .....  | 316 |
| Digital Filter Interconnect .....  | 357 |
| DMA Controller .....   | 141 |
| DMA Controller Module .....  | 139 |
| dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X<br>and PIC24EPXXXGP/MC20X ..... | 25  |
| ECAN Module .....  | 288 |
| EDS Read Address Generation .....  | 105 |
| EDS Write Address Generation .....                                       | 106 |
| Example of MCLR Pin Connections .....                                    | 30  |
| High-Speed PWMx Architectural Overview .....                             | 227 |
| High-Speed PWMx Register Interconnection .....                           | 228 |
| I2Cx Module .....  | 274 |
| Input Capture x .....  | 213 |
| Interleaved PFC .....  | 34  |
| Multiphase Synchronous Buck Converter .....                              | 33  |
| Multiplexing Remappable Output for RPn .....                             | 180 |
| Op Amp Configuration A .....   | 358 |
| Op Amp Configuration B .....   | 359 |
| Op Amp/Comparator Voltage Reference Module .....                         | 356 |
| Op Amp/Comparator x (Modules 1, 2, 3) .....                              | 355 |
| Oscillator System .....  | 153 |
| Output Compare x Module .....  | 219 |
| PLL .....  | 154 |
| Programmer's Model .....   | 38  |
| PTG Module .....   | 338 |
| Quadrature Encoder Interface .....                                       | 250 |
| Recommended Minimum Connection .....                                     | 30  |

|  |          |  |          |
|--|----------|--|----------|
| Remappable Input for U1RX .....  | 176      | Memory Map for PIC24EP256GP/MC20X/50X<br>Devices ..... | 60       |
| Reset System .....   | 123      | Memory Map for PIC24EP32GP/MC20X/50X<br>Devices .....  | 57       |
| Shared Port Structure .....  | 173      | Memory Map for PIC24EP512GP/MC20X/50X<br>Devices ..... | 61       |
| Single-Phase Synchronous Buck Converter .....                            | 33       | Memory Map for PIC24EP64GP/MC20X/50X<br>Devices .....  | 58       |
| SPI <sub>x</sub> Module .....  | 266      | Near Data Space .....                                  | 51       |
| Suggested Oscillator Circuit Placement .....                             | 31       | Organization, Alignment .....                          | 51       |
| Type B Timer (Timer2 and Timer4) .....                                   | 208      | SFR Space .....  | 51       |
| Type B/Type C Timer Pair (32-Bit Timer) .....                            | 209      | Width .....  | 51       |
| Type C Timer (Timer3 and Timer5) .....                                   | 208      | <br>Data Memory  |          |
| UARTx Module .....   | 281      | Arbitration and Bus Master Priority .....              | 110      |
| User-Programmable Blanking Function .....                                | 357      | <br>Data Space   |          |
| Watchdog Timer (WDT) .....   | 385      | Extended X .....                                       | 109      |
| Brown-out Reset (BOR) .....  | 384      | Paged Memory Scheme .....                              | 105      |
| <b>C</b>   |          | <br>DC and AC Characteristics                          |          |
| C Compilers  |          | Graphs .....   | 475      |
| MPLAB XC Compilers .....   | 398      | <br>DC Characteristics                                 |          |
| Charge Time Measurement Unit. See CTMU.                                  |          | BOR .....  | 411      |
| Code Examples  |          | CTMU Current Source Requirements .....                 | 458      |
| IC1 Connection to QE1 Input on   |          | Doze Current (I <sub>DOZE</sub> ) .....                | 407, 469 |
| Pin 43 of dsPIC33EPXXXMC206 .....  | 176      | High Temperature .....                                 | 468      |
| Port Write/Read .....  | 174      | I/O Pin Input Specifications .....                     | 408      |
| PWM <sub>x</sub> Write-Protected Register                                |          | I/O Pin Output Specifications .....                    | 411, 470 |
| Unlock Sequence .....  | 226      | Idle Current (I <sub>IDLE</sub> ) .....                | 405, 469 |
| PWRSAV Instruction Syntax .....  | 163      | Op Amp/Comparator Requirements .....                   | 455      |
| Code Protection .....  | 379, 386 | Op Amp/Comparator Voltage Reference                    |          |
| CodeGuard Security .....   | 379, 386 | Requirements .....                                     | 457      |
| Configuration Bits .....   | 379      | Operating Current (I <sub>DD</sub> ) .....             | 404, 469 |
| Description .....  | 381      | Operating MIPS vs. Voltage .....                       | 402, 468 |
| Configuration Byte Register Map .....                                    | 380      | Power-Down Current (I <sub>PD</sub> ) .....            | 406, 469 |
| Configuring Analog and Digital Port Pins .....                           | 174      | Program Memory .....                                   | 412      |
| CPU  |          | Temperature and Voltage .....                          | 468      |
| Addressing Modes .....   | 35       | Temperature and Voltage Specifications .....           | 403      |
| Clocking System Options .....  | 154      | Thermal Operating Conditions .....                     | 468      |
| Fast RC (FRC) Oscillator .....   | 154      | Watchdog Timer Delta Current .....                     | 407      |
| FRC Oscillator with PLL .....  | 154      | <br>Demo/Development Boards, Evaluation and            |          |
| FRC Oscillator with Postscaler .....                                     | 154      | Starter Kits .....                                     | 400      |
| Low-Power RC (LPRC) Oscillator .....                                     | 154      | <br>Development Support                                |          |
| Primary (XT, HS, EC) Oscillator .....                                    | 154      | Third-Party Tools .....                                | 400      |
| Primary Oscillator with PLL .....  | 154      | <br>DMA Controller                                     |          |
| Control Registers .....  | 40       | Channel to Peripheral Associations .....               | 140      |
| Data Space Addressing .....  | 35       | Control Registers .....                                | 141      |
| Instruction Set .....  | 35       | DMA <sub>x</sub> CNT .....                             | 141      |
| Resources .....  | 39       | DMA <sub>x</sub> CON .....                             | 141      |
| CTMU   |          | DMA <sub>x</sub> PAD .....                             | 141      |
| Control Registers .....  | 317      | DMA <sub>x</sub> REQ .....                             | 141      |
| Resources .....  | 316      | DMA <sub>x</sub> STA .....                             | 141      |
| Customer Change Notification Service .....                               | 524      | DMA <sub>x</sub> STB .....                             | 141      |
| Customer Notification Service .....                                      | 524      | Resources .....  | 141      |
| Customer Support .....   | 524      | Supported Peripherals .....                            | 139      |
| <b>D</b>   |          | Doze Mode .....  | 165      |
| Data Address Space .....   | 51       | DSP Engine .....                                       | 44       |
| Memory Map for dsPIC33EP128MC20X/50X,<br>dsPIC33EP128GP50X Devices ..... | 54       | <br><b>E</b>   |          |
| Memory Map for dsPIC33EP256MC20X/50X,<br>dsPIC33EP256GP50X Devices ..... | 55       | ECAN Message Buffers                                   |          |
| Memory Map for dsPIC33EP32MC20X/50X,<br>dsPIC33EP32GP50X Devices .....   | 52       | Word 0 .....   | 310      |
| Memory Map for dsPIC33EP512MC20X/50X,<br>dsPIC33EP512GP50X Devices ..... | 56       | Word 1 .....   | 310      |
| Memory Map for dsPIC33EP64MC20X/50X,<br>dsPIC33EP64GP50X Devices .....   | 53       | Word 2 .....   | 311      |
| Memory Map for PIC24EP128GP/MC20X/50X<br>Devices .....                   | 59       | Word 3 .....   | 311      |

## P

|   |          |
|---|----------|
| Packaging .....   | 479      |
| Details .....   | 505      |
| Marking .....   | 479, 481 |
| Peripheral Module Disable (PMD).....  | 165      |
| Peripheral Pin Select (PPS).....  | 175      |
| Available Peripherals .....   | 175      |
| Available Pins .....  | 175      |
| Control .....   | 175      |
| Control Registers .....   | 183      |
| Input Mapping .....   | 176      |
| Output Selection for Remappable Pins .....  | 180      |
| Pin Selection for Selectable Input Sources .....  | 178      |
| Selectable Input Sources .....  | 177      |
| Peripheral Trigger Generator (PTG) Module.....  | 337      |
| PICkit 3 In-Circuit Debugger/Programmer .....   | 399      |
| Pinout I/O Descriptions (table) .....   | 26       |
| Power-Saving Features.....  | 163      |
| Clock Frequency .....   | 163      |
| Clock Switching.....  | 163      |
| Instruction-Based Modes .....   | 163      |
| Idle .....  | 164      |
| Interrupts Coincident with Power<br>Save Instructions .....                                   | 164      |
| Sleep.....  | 164      |
| Resources.....  | 165      |
| Program Address Space .....   | 45       |
| Construction .....  | 117      |
| Data Access from Program Memory Using<br>Table Instructions.....                              | 118      |
| Memory Map (dsPIC33EP128GP50X,<br>dsPIC33EP128MC20X/50X,<br>PIC24EP128GP/MC20X Devices) ..... | 47       |
| Memory Map (dsPIC33EP256GP50X,<br>dsPIC33EP256MC20X/50X,<br>PIC24EP256GP/MC20X Devices) ..... | 48       |
| Memory Map (dsPIC33EP32GP50X,<br>dsPIC33EP32MC20X/50X,<br>PIC24EP32GP/MC20X Devices) .....    | 45       |
| Memory Map (dsPIC33EP512GP50X,<br>dsPIC33EP512MC20X/50X,<br>PIC24EP512GP/MC20X Devices) ..... | 49       |
| Memory Map (dsPIC33EP64GP50X,<br>dsPIC33EP64MC20X/50X,<br>PIC24EP64GP/MC20X Devices) .....    | 46       |
| Table Read High Instructions<br>TBLRDH.....   | 118      |
| Table Read Low Instructions (TBLRDL) .....  | 118      |
| Program Memory  |          |
| Organization.....   | 50       |
| Reset Vector .....  | 50       |
| Programmable CRC Generator.....   | 373      |
| Control Registers .....   | 375      |
| Overview .....  | 374      |
| Resources .....   | 374      |
| Programmer's Model.....   | 37       |
| Register Descriptions .....   | 37       |
| PTG   |          |
| Control Registers .....   | 340      |
| Introduction .....  | 337      |
| Output Descriptions .....   | 353      |
| Resources .....   | 339      |
| Step Commands and Format .....  | 350      |

## Q

|   |     |
|---|-----|
| QEI .....   | 252 |
| Control Registers .....   | 252 |
| Resources .....   | 251 |
| Quadrature Encoder Interface (QEI).....   | 249 |
| R   |     |
| Register Maps   |     |
| ADC1 .....  | 84  |
| CPU Core (dsPIC33EPXXXMC20X/50X,<br>dsPIC33EPXXXGP50X Devices) .....                            | 63  |
| CPU Core (PIC24EPXXXGP/MC20X Devices).....  | 65  |
| CRC .....   | 88  |
| CTMU .....  | 97  |
| DMAC .....  | 98  |
| ECAN1 (When WIN (C1CTRL1) = 0 or 1)<br>for dsPIC33EPXXXMC/GP50X Devices.....                    | 85  |
| ECAN1 (When WIN (C1CTRL1) = 0) for<br>dsPIC33EPXXXMC/GP50X Devices .....                        | 85  |
| ECAN1 (WIN (C1CTRL1) = 1) for<br>dsPIC33EPXXXMC/GP50X Devices .....                             | 86  |
| I2C1 and I2C2 .....   | 82  |
| Input Capture 1 through Input Capture 4 .....   | 76  |
| Interrupt Controller<br>(dsPIC33EPXXXGP50X Devices) .....                                       | 69  |
| Interrupt Controller<br>(dsPIC33EPXXXMC20X Devices).....  | 71  |
| Interrupt Controller<br>(dsPIC33EPXXXMC50X Devices).....  | 73  |
| Interrupt Controller<br>(PIC24EPXXXGP20X Devices) .....   | 66  |
| Interrupt Controller<br>(PIC24EPXXXMC20X Devices) .....   | 67  |
| JTAG Interface .....  | 97  |
| NVM .....   | 93  |
| Op Amp/Comparator.....  | 97  |
| Output Compare 1 through Output Compare 4 .....   | 77  |
| Peripheral Pin Select Input<br>(dsPIC33EPXXXGP50X Devices) .....                                | 91  |
| Peripheral Pin Select Input<br>(dsPIC33EPXXXMC20X Devices).....                                 | 92  |
| Peripheral Pin Select Input<br>(dsPIC33EPXXXMC50X Devices).....                                 | 91  |
| Peripheral Pin Select Input<br>(PIC24EPXXXGP20X Devices) .....                                  | 90  |
| Peripheral Pin Select Input<br>(PIC24EPXXXMC20X Devices) .....                                  | 90  |
| Peripheral Pin Select Output<br>(dsPIC33EPXXXGP/MC202/502,<br>PIC24EPXXXGP/MC202 Devices) ..... | 88  |
| Peripheral Pin Select Output<br>(dsPIC33EPXXXGP/MC203/503,<br>PIC24EPXXXGP/MC203 Devices) ..... | 88  |
| Peripheral Pin Select Output<br>(dsPIC33EPXXXGP/MC204/504,<br>PIC24EPXXXGP/MC204 Devices) ..... | 89  |
| Peripheral Pin Select Output<br>(dsPIC33EPXXXGP/MC206/506,<br>PIC24EPXXXGP/MC206 Devices) ..... | 89  |
| PMD (dsPIC33EPXXXGP50X Devices) .....   | 95  |
| PMD (dsPIC33EPXXXMC20X Devices) .....   | 96  |
| PMD (dsPIC33EPXXXMC50X Devices) .....   | 95  |
| PMD (PIC24EPXXXGP20X Devices) .....   | 94  |