



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64gp502-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

			Before		After			
0/U, R/W	Operation	DSxPAG	DS Page EA<15> Description		DSxPAG	DS EA<15>	Page Description	
O, Read		DSRPAG = 0x1FF	1	EDS: Last page	DSRPAG = 0x1FF	0	See Note 1	
O, Read	[++\Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page	
O, Read	[Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1	
O, Write		DSWPAG = 0x1FF	1	EDS: Last page	DSWPAG = 0x1FF	0	See Note 1	
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1	
U, Read	[Wn] Or	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1	
U, Read	[ WII — ]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page	

# TABLE 4-61: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and PSV SPACE BOUNDARIES<sup>(2,3,4)</sup>

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
GIE	DISI	SWTRAP		_	_	_	—
bit 15				·			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
		_	_	—	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:	L:1		L:1			(0)	
R = Readable	DIT	vv = vvritable	DIT		mented bit, read	as '0'	
-n = value at I	POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unkr	nown
hit 15		ntorrunt Enable	, hit				
DIL 15		and associate	d IF hits are e	nahled			
	0 = Interrupts	are disabled,	but traps are s	still enabled			
bit 14	DISI: DISI Ir	nstruction Statu	s bit				
	1 = DISI ins	truction is activ	e				
	0 = DISI <b>ins</b> i	truction is not a	ictive				
bit 13	SWTRAP: So	oftware Trap St	atus bit				
	1 = Software	trap is enabled	4				
hit 12-3		ted. Read as '	 				
bit 2	INT2FP: Exte	ernal Interrupt 2	∘ PEdge Detect	Polarity Selec	et bit		
	1 = Interrupt	on negative ed	ae				
	0 = Interrupt	on positive edg	le				
bit 1	INT1EP: Exte	ernal Interrupt ?	Edge Detect	Polarity Selec	ct bit		
	1 = Interrupt	on negative ed	ge				
	0 = Interrupt	on positive edg	e				
bit 0	INTOEP: Exte	ernal Interrupt (	) Edge Detect	Polarity Selec	ct bit		
	$\perp$ = interrupt	on negative ed	ye Ie				

## REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	0.0	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

# TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

# 9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

# 9.2.1 KEY RESOURCES

- "Oscillator" (DS70580) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI	DOZE2 <sup>(1)</sup>	DOZE1 <sup>(1)</sup>	DOZE0 <sup>(1)</sup>	DOZEN <sup>(2,3)</sup>	FRCDIV2	FRCDIV1	FRCDIV0
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOST	1 PLLPOST0	—	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0
bit 7							bit 0
Legend:						<i>(</i> <b>-</b> )	
R = Readat	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 1E		on Interrupt b	.+				
	1 = Interrunte	will clear the	NOZEN bit				
	0 = Interrupts	s have no effect	t on the DOZE	EN bit			
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction S	Select bits <sup>(1)</sup>			
	111 = Fcy div	vided by 128					
	110 = Fcy div	vided by 64					
	101 = FCY div 100 = FCY div	/ided by 32					
	011 = FCY div	vided by 8 (defa	ault)				
	010 = FCY div	vided by 4					
	001 = FCY div	/ided by 2					
bit 11		e Mode Enable	. <sub>hit</sub> (2,3)				
	1 = DOZER. DOZE < 2:0	0> field specifi	es the ratio be	tween the peri	pheral clocks a	nd the process	or clocks
	0 = Processor	r clock and per	ipheral clock r	atio is forced t	o 1:1		
bit 10-8	FRCDIV<2:0>	Internal Fast	RC Oscillator	Postscaler bit	S		
	111 <b>= FRC di</b>	vided by 256					
	110 = FRC di	vided by 64					
	100 <b>= FRC d</b> i	vided by 32 vided by 16					
	011 <b>= FRC di</b>	vided by 8					
	010 = FRC di	vided by 4					
	001 = FRC di 000 = FRC di	vided by 2 vided by 1 (de	fault)				
bit 7-6	PLLPOST<1:	0>: PLL VCO	Output Divider	r Select bits (al	so denoted as '	N2', PLL posts	caler)
	11 = Output d	livided by 8	,	,		<i>,</i> ,	,
	10 = Reserve	d					
	01 = Output d	livided by 4 (de	etault)				
bit 5	Unimplement	ted: Read as '	0'				
5110	emplement		•				
Note 1:	The DOZE<2:0> bi DOZE<2:0> are igi	its can only be nored.	written to whe	en the DOZEN	bit is clear. If D	OZEN = 1, any	writes to
2:	This bit is cleared v	when the ROI I	oit is set and a	an interrupt occ	urs.		

## REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 16-2: PTCON2: PWMx PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER
--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	_	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	_	—	—	—	PCLKDIV2 <sup>(1)</sup>	PCLKDIV1 <sup>(1)</sup>	PCLKDIV0(1)		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15 2	hit 15.2 Unimplemented Deed as '0'								

### bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>

- 111 = Reserved 110 = Divide-by-64 101 = Divide-by-32
- 100 = Divide-by-32100 = Divide-by-16
- 011 = Divide-by-8
- 010 = Divide-by-4
- 001 = Divide-by-2
- 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

# REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER (CONTINUED)

- bit 2 INDEX: Status of INDXx Input Pin After Polarity Control
  - 1 = Pin is at logic '1'
  - 0 = Pin is at logic '0'
- bit 1 QEB: Status of QEBx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1' 0 = Pin is at logic '0'
- bit 0 **QEA:** Status of QEAx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1'
  - 0 = Pin is at logic '0'

## REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPIxTXB is full
  - 0 = Transmit started, SPIxTXB is empty

### Standard Buffer mode:

Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.

# Enhanced Buffer mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

### bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

### Standard Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

### Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	_	_	_	_	_	_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7					•		bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	Unimplemen	ted: Read as '	)'								
bit 7	IVRIE: Invalid	I Message Inter	rupt Enable b	bit							
	1 = Interrupt r	1 = Interrupt request is enabled									
		request is not e	nabled								
DIT 6	WAKIE: Bus	vvake-up Activi	ty interrupt Er	Table bit							
	$\perp$ = interrupt request is enabled 0 = Interrupt request is not enabled										
bit 5	ERRIE: Frror	Interrupt Enab	le bit								
	1 = Interrupt r	request is enab	led								
	0 = Interrupt r	equest is not e	nabled								
bit 4	Unimplemen	ted: Read as '	)'								
bit 3	FIFOIE: FIFO	Almost Full Int	errupt Enable	e bit							
	1 = Interrupt request is enabled										
	0 = Interrupt r	request is not e	nabled								
bit 2	RBOVIE: RX	Buffer Overflov	v Interrupt En	able bit							
	1 = Interrupt request is enabled										
hit 1	BBIE: BX But	ffer Interrunt Fr	nable hit								
bit 1	1 = Interrupt request is enabled										
	0 = Interrupt r	request is not e	nabled								
bit 0	TBIE: TX Buff	fer Interrupt En	able bit								
	1 = Interrupt r	request is enab	led								
	0 = Interrupt r	request is not e	nabled								

# REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

# REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PTGT0LIM<15:8>											
bit 15 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			PTGTC	LIM<7:0>							
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown							nown				

### bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

# REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT1LI	IM<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT1L	_IM<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

## REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
  - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

Bit Field	Description
GCP	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	<ul> <li>Two-Speed Oscillator Start-up Enable bit</li> <li>1 = Start up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start up device with user-selected oscillator source</li> </ul>
PWMLOCK <sup>(1)</sup>	PWM Lock Enable bit 1 = Certain PWM registers may only be written after a key sequence 0 = PWM registers may be written without a key sequence
FNOSC<2:0>	Oscillator Selection bits 111 = Fast RC Oscillator with Divide-by-N (FRCDIVN) 110 = Fast RC Oscillator with Divide-by-16 (FRCDIV16) 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use 011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is a general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.)</li> <li>0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	PLL Lock Enable bit 1 = PLL lock is enabled 0 = PLL lock is disabled

# TABLE 27-2: CONFIGURATION BITS DESCRIPTION

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

DC CHARACT	ERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Тур.	Max.	Units	Conditions				
Operating Cur	rent (IDD) <sup>(1)</sup>							
DC20d	9	15	mA	-40°C				
DC20a	9	15	mA	+25°C	3 3\/			
DC20b	9	15	mA	+85°C	5.5 V	TO MIES		
DC20c	9	15	mA	+125°C				
DC22d	16	25	mA	-40°C				
DC22a	16	25	mA	+25°C	3.3∨			
DC22b	16	25	mA	+85°C		20 MIF 3		
DC22c	16	25	mA	+125°C				
DC24d	27	40	mA	-40°C				
DC24a	27	40	mA	+25°C	2 2)/			
DC24b	27	40	mA	+85°C	3.3V	40 101173		
DC24c	27	40	mA	+125°C				
DC25d	36	55	mA	-40°C				
DC25a	36	55	mA	+25°C	2.21/			
DC25b	36	55	mA	+85°C	3.3V	60 MIPS		
DC25c	36	55	mA	+125°C				
DC26d	41	60	mA	-40°C				
DC26a	41	60	mA	+25°C	3.3V	70 MIPS		
DC26b	41	60	mA	+85°C	]			

### TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) {NOP(); } statement
- · JTAG is disabled

AC CHARACTERISTICS				Standard Operatin (unless otherwise Operating tempera	n <b>g Condit</b> stated) ature -40 -40	tions: 3.0 )°C ≤ Ta ≤ )°C ≤ Ta ≤	<b>V to 3.6V</b> +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic <sup>(4)</sup>		Min. <sup>(1)</sup>	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
			400 kHz mode	TCY/2 (BRG + 2)	—	μS	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)	_	μS	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
			400 kHz mode	Tcy/2 (BRG + 2)	_	μs	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)	_	μs	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(2)</sup>	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(2)</sup>		300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode <sup>(2)</sup>	40	—	ns	
IM26	M26 THD:DAT Data Input	Data Input	100 kHz mode	0	_	μS	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode <sup>(2)</sup>	0.2	_	μS	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μS	Repeated Start
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)	_	μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	After this period, the
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)	_	μS	first clock pulse is
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)	_	μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μs	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)	_	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μs	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μs	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)	_	μS	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	
		From Clock	400 kHz mode		1000	ns	
			1 MHz mode <sup>(2)</sup>	_	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be
			400 kHz mode	1.3	_	μs	free before a new
			1 MHz mode <sup>(2)</sup>	0.5	_	μs	transmission can start
IM50	Св	Bus Capacitive L	oading	—	400	pF	
IM51	Tpgd	Pulse Gobbler De	elay	65	390	ns	(Note 3)

# TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the l<sup>2</sup>C<sup>™</sup> Baud Rate Generator. Refer to "Inter-Integrated Circuit (l<sup>2</sup>C<sup>™</sup>)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)(1)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
			-40°C $\leq$ TA $\leq$ +125°C for Extended					
Param No.	Symbol	Characteristic	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions	
Comparator AC Characteristics								
CM10	Tresp	Response Time <sup>(3)</sup>	_	19	_	ns	V+ input step of 100 mV, V- input held at VDD/2	
CM11	Тмс2о∨	Comparator Mode Change to Output Valid		_	10	μs		
Compa	rator DC Ch	naracteristics						
CM30	VOFFSET	Comparator Offset Voltage	—	±10	40	mV		
CM31	VHYST	Input Hysteresis Voltage <sup>(3)</sup>	_	30	—	mV		
CM32	Trise/ Tfall	Comparator Output Rise/ Fall Time <sup>(3)</sup>	—	20	—	ns	1 pF load capacitance on input	
CM33	Vgain	Open-Loop Voltage Gain <sup>(3)</sup>	—	90	—	db		
CM34	VICM	Input Common-Mode Voltage	AVss	—	AVdd	V		
Op Am	p AC Chara	cteristics						
CM20	SR	Slew Rate <sup>(3)</sup>		9		V/µs	10 pF load	
CM21a	Рм	Phase Margin (Configuration A) <sup>(3,4)</sup>	_	55	—	Degree	G = 100V/V; 10 pF load	
CM21b	Рм	Phase Margin (Configuration B) <sup>(3,5)</sup>	—	40	_	Degree	G = 100V/V; 10 pF load	
CM22	Gм	Gain Margin <sup>(3)</sup>	—	20	—	db	G = 100V/V; 10 pF load	
CM23a	GBW	Gain Bandwidth (Configuration A) <sup>(3,4)</sup>	_	10	—	MHz	10 pF load	
CM23b	Gвw	Gain Bandwidth (Configuration B) <sup>(3,5)</sup>	—	6	_	MHz	10 pF load	

# TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.

AC CHARACTERISTICS			Standar (unless Operatin	<b>d Opera</b> otherwi g tempe	ting Con se stated rature	ditions j) <sup>(1)</sup> 40°C ≤ 40°C <	: 3.0V to 3.6V TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		ADC A	ccuracy (	10-Bit N	lode)		
AD20b	Nr	Resolution	10	) Data B	its	bits	
AD21b	INL	Integral Nonlinearity	-0.625		0.625	LSb	-40°C ≤ TA ≤ +85°C (Note 2)
			-1.5		1.5	LSb	+85°C < TA ≤ +125°C (Note 2)
AD22b	DNL	Differential Nonlinearity	-0.25	_	0.25	LSb	-40°C ≤ TA ≤ +85°C (Note 2)
			-0.25	_	0.25	LSb	$+85^{\circ}C < TA \le +125^{\circ}C$ (Note 2)
AD23b	Gerr	Gain Error	-2.5		2.5	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)
			-2.5		2.5	LSb	+85°C < TA $\leq$ +125°C (Note 2)
AD24b	EOFF	Offset Error	-1.25		1.25	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)
			-1.25		1.25	LSb	+85°C < TA $\leq$ +125°C (Note 2)
AD25b	—	Monotonicity	_	_	_		Guaranteed
		Dynamic P	erforman	ce (10-E	Bit Mode)		
AD30b	THD	Total Harmonic Distortion <sup>(3)</sup>	—	64	—	dB	
AD31b	SINAD	Signal to Noise and Distortion <sup>(3)</sup>	-	57	_	dB	
AD32b	SFDR	Spurious Free Dynamic Range <sup>(3)</sup>	—	72	—	dB	
AD33b	Fnyq	Input Signal Bandwidth <sup>(3)</sup>	—	550	—	kHz	
AD34b	ENOB	Effective Number of Bits <sup>(3)</sup>	—	9.4	—	bits	

# TABLE 30-59: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

**3:** Parameters are characterized but not tested in manufacturing.

# 44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	N	<b>IILLIMETER</b>	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE		10	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

# 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N	44			
Lead Pitch	е	0.80 BSC			
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D	12.00 BSC			
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

# Revision C (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 20.1 "UART Helpful Tips" and Section 3.6 "CPU Resources". All occurrences of TLA were updated to VTLA throughout the document, with the exception of the pin diagrams (updated diagrams were not available at time of publication).

A new chapter, Section 31.0 "DC and AC Device Characteristics Graphs", was added.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 256-Kbyte Flash and 32-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
Section 1.0 "Device Overview"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X Block Diagram (see Figure 1-1), which now contains a CPU block and a reference to the CPU diagram. Updated the description and Note references in the Pinout I/O Descriptions for these pins: C1IN2- C2IN2- C3IN2- OA1OUT OA2OUT and OA3OUT (see Table 1-1)
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers"	Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 3.0 "CPU"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X CPU Block Diagram (see Figure 3-1). Updated the Status register definition in the Programmer's Model (see Figure 3-2).
Section 4.0 "Memory Organization"	Updated the Data Memory Maps (see Figure 4-6 and Figure 4-11). Removed the DCB<1:0> bits from the OC1CON2, OC2CON2, OC3CON2, and OC4CON2 registers in the Output Compare 1 Through Output Compare 4 Register Map (see Table 4-10). Added the TRIG1 and TRGCON1 registers to the PWM Generator 1 Register Map (see Table 4-13). Added the TRIG2 and TRGCON2 registers to the PWM Generator 2 Register Map (see Table 4-14). Added the TRIG3 and TRGCON3 registers to the PWM Generator 3 Register Map (see Table 4-15). Updated the second note in Section 4.7.1 "Bit-Reversed Addressing Implementation".
Section 8.0 "Direct Memory Access (DMA)"	Updated the DMA Controller diagram (see Figure 8-1).
Section 14.0 "Input Capture"	Updated the bit values for the ICx clock source of the ICTSEL<12:10> bits in the ICxCON1 register (see Register 14-1).
Section 15.0 "Output Compare"	Updated the bit values for the OCx clock source of the OCTSEL<2:0> bits in the OCxCON1 register (see Register 15-1). Removed the DCB<1:0> bits from the Output Compare x Control Register 2 (see Register 15-2).

# TABLE A-2: MAJOR SECTION UPDATES

PMD (PIC24EPXXXIVC20X Devices)	
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 102	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTB (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 104	
PORTB (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 103	
PORTC (PIC24EPXXXGP/MC204	
doDIC22EDXXXCD/MC204/504 Dovideos) 102	
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	
PORTE (PIC24EPXXXGP/MC206	
doDIC22EDXXXCD/MC206/506 Dovideos) 100	
PORTF (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 100	
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 101	
PTC 79	
FINI (0	
PWM (dsPIC33EPXXXMC20X/50X,	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)	
PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXMC20X Devices)       79         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PU24EPXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         80       QEI1 (dsPIC33EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93	
PIG	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PUC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       80         PUC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75	
PIG       70         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       79         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       81         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75	
PIG	
PIG	
PIG	
PIG       76         PWM (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         PU24EPXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X Devices)         80       PWM Generator 3 (dsPIC33EPXXMC20X/50X,         PIC24EPXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXMC20X/50X,         PIC24EPXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       333	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PU24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       Channel 1, 2, 3 Select)       331	
PIG       76         PWM (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PWM Generator 2 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PUC24EPXXXMC20X Devices)       80         PWM Generator 3 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X Devices)         PIC24EPXXXMC20X Devices)       80         QEI1 (dsPIC33EPXXXMC20X/50X,       PIC24EPXXXMC20X/50X,         PIC24EPXXXMC20X Devices)       81         Reference Clock       93         SPI1 and SPI2       83         System Control       93         Time 1 through Time5       75         UART1 and UART2       82         Registers       AD1CHS0 (ADC1 Input Channel 0 Select)       333         AD1CHS123 (ADC1 Input       Channel 1, 2, 3 Select)       331         AD1CON1 (ADC1 Control 1)       325	
PIG70PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327	
PIG	
PIG	
PIG76PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, PIC24EPXXXMC20X/50X, 	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)331AD1CON1 (ADC1 Control 1)325AD1CON3 (ADC1 Control 2)327AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335	
PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON3 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238	
PIG	
PIG	
PIG	
PICS70PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158	
PIC370PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)331AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)364	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)331AD1CON1 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 4)330AD1CSSH (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Autiernate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)331AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CN1 (ADC1 Control 1)325AD1CON1 (ADC1 Control 2)327AD1CON2 (ADC1 Control 3)329AD1CON3 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 4 Control)361CMXCON (Comparator 4 Control)362	
PIC376PWM (dsPIC33EPXXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)79PWM Generator 2 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80PWM Generator 3 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)80QEI1 (dsPIC33EPXXMC20X/50X, PIC24EPXXMC20X Devices)81Reference Clock93SPI1 and SPI283System Control93Time1 through Time575UART1 and UART282RegistersAD1CHS0 (ADC1 Input Channel 0 Select)333AD1CHS0 (ADC1 Input Channel 0 Select)333AD1CN3 (ADC1 Control 1)325AD1CON2 (ADC1 Control 2)327AD1CON3 (ADC1 Control 3)329AD1CON4 (ADC1 Control 4)330AD1CSSL (ADC1 Input Scan Select High)335AD1CSSL (ADC1 Input Scan Select Low)336ALTDTRx (PWMx Alternate Dead-Time)238AUXCONx (PWMx Auxiliary Control)247CHOP (PWMx Chop Clock Generator)234CLKDIV (Clock Divisor)158CM4CON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 4 Control)360CMXCON (Comparator 7 x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362CMXELTR (Comparator x Control, x = 1,2,3)362	

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	366
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	375
CRCCONZ (CRC Control 2)	3/6
	3//
	3//
	210
	310
CVRCON (Comparator Voltage	519
Reference Control)	371
CyBLIEPNT1 (ECANy Filter 0-3	571
Buffer Pointer 1)	300
CyBLIEPNT2 (ECANy Filter 4-7	000
Buffer Pointer 2)	301
CxBUEPNT3 (ECANx Filter 8-11	001
Buffer Pointer 3)	301
CxBUEPNT4 (ECANx Filter 12-15	001
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	298
CxCFG2 (ECANx Baud Rate Configuration 2)	299
CxCTRL1 (ECANx Control 1)	290
CxCTRL2 (ECANx Control 2)	291
CxEC (ECANx Transmit/Receive Error Count)	298
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	300
CxFIFO (ECANx FIFO Status)	294
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	304
CxRXFnSID (ECANx Acceptance Filter n	
Standard Identifier)	303
CxRXFUL1 (ECANx Receive Buffer Full 1)	307
CxRXFUL2 (ECANx Receive Buffer Full 2)	307
CxRXMnEID (ECANx Acceptance Filter Mask n	
Extended Identifier)	306
CxRXMnSID (ECANx Acceptance Filter Mask n	
Standard Identifier)	306
CXRXOVF1 (ECANX Receive	
	308
CXRXOVF2 (ECAIXX Receive	200
	308
CXTRMICON (ECANX TX/RX	200
CvV/EC (ECANy Interrupt Code)	209
	202
DEVID (Device ID)	383
DMALCA (DMA Last Channel Active Status)	150
DMAPPS (DMA Ping-Pong Status)	151
DMAPWC (DMA Peripheral Write	101
Collision Status)	148
DMARQC (DMA Request Collision Status)	149
DMAxCNT (DMA Channel x Transfer Count)	146
DMAxCON (DMA Channel x Control)	142
DMAxPAD (DMA Channel x	
Peripheral Address)	146
DMAxREQ (DMA Channel x IRQ Select)	143