

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XEI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | dsPIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 70 MIPs  |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                          |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                       |
| Number of I/O              | 35   |
| Program Memory Size        | 64KB (22K x 24)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 4K x 16  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V  |
| Data Converters            | A/D 9x10b/12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-TQFP  |
| Supplier Device Package    | 44-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64gp504t-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33EP64MC506 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "Program Memory" (DS70613)
- "Flash Programming" (DS70609)
- "Interrupts" (DS70600)
- "Oscillator" (DS70580)
- "Reset" (DS70602)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70598)
- "Timers" (DS70362)
- "Input Capture" (DS70352)
- "Output Compare" (DS70358)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70601)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "UART" (DS70582)
- "Serial Peripheral Interface (SPI)" (DS70569)
- "Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)" (DS70330)
- "Enhanced Controller Area Network (ECAN™)" (DS70353)
- "Direct Memory Access (DMA)" (DS70348)
- "CodeGuard™ Security" (DS70634)
- "Programming and Diagnostics" (DS70608)
- "Op Amp/Comparator" (DS70357)
- "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "Device Configuration" (DS70618)
- "Peripheral Trigger Generator (PTG)" (DS70669)
- "Charge Time Measurement Unit (CTMU)" (DS70661)





| TABLE        | 4-Z:  | CPU    |        | EGISTEI | RIMAP  |        | Z4EPX  |       | C20X D   | EVICES  | ONLT   |       |           |          |       |       |       |               |
|--------------|-------|--------|--------|---------|--------|--------|--------|-------|----------|---------|--------|-------|-----------|----------|-------|-------|-------|---------------|
| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8    | Bit 7   | Bit 6  | Bit 5 | Bit 4     | Bit 3    | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
| W0           | 0000  |        |        |         |        |        |        |       | W0 (WR   | EG)     |        |       |           |          |       |       |       | xxxx          |
| W1           | 0002  |        |        |         |        |        |        |       | W1       |         |        |       |           |          |       |       |       | xxxx          |
| W2           | 0004  |        |        |         |        |        |        |       | W2       |         |        |       |           |          |       |       |       | xxxx          |
| W3           | 0006  |        |        |         |        |        |        |       | W3       |         |        |       |           |          |       |       |       | xxxx          |
| W4           | 8000  |        |        |         |        |        |        |       | W4       |         |        |       |           |          |       |       |       | xxxx          |
| W5           | 000A  |        |        |         |        |        |        |       | W5       |         |        |       |           |          |       |       |       | xxxx          |
| W6           | 000C  |        |        |         |        |        |        |       | W6       |         |        |       |           |          |       |       |       | xxxx          |
| W7           | 000E  |        |        |         |        |        |        |       | W7       |         |        |       |           |          |       |       |       | xxxx          |
| W8           | 0010  |        |        |         |        |        |        |       | W8       |         |        |       |           |          |       |       |       | xxxx          |
| W9           | 0012  |        |        |         |        |        |        |       | W9       |         |        |       |           |          |       |       |       | xxxx          |
| W10          | 0014  |        |        |         |        |        |        |       | W10      |         |        |       |           |          |       |       |       | xxxx          |
| W11          | 0016  |        |        |         |        |        |        |       | W11      |         |        |       |           |          |       |       |       | xxxx          |
| W12          | 0018  |        |        |         |        |        |        |       | W12      |         |        |       |           |          |       |       |       | xxxx          |
| W13          | 001A  |        |        |         |        |        |        |       | W13      |         |        |       |           |          |       |       |       | xxxx          |
| W14          | 001C  |        |        |         |        |        |        |       | W14      |         |        |       |           |          |       |       |       | xxxx          |
| W15          | 001E  |        |        |         |        |        |        |       | W15      |         |        |       |           |          |       |       |       | xxxx          |
| SPLIM        | 0020  |        |        |         |        |        |        |       | SPLIM<1  | 5:0>    |        |       |           |          |       |       |       | 0000          |
| PCL          | 002E  |        |        | •       |        |        | •      | P     | CL<15:1> |         |        |       |           |          |       |       | —     | 0000          |
| PCH          | 0030  | —      | —      | —       | —      | —      | —      |       | —        | —       |        |       |           | PCH<6:0> |       |       |       | 0000          |
| DSRPAG       | 0032  | —      | —      | —       | —      | —      | —      |       |          |         |        | DSRPA | G<9:0>    |          |       |       |       | 0001          |
| DSWPAG       | 0034  | —      | —      | —       | —      | —      | —      | —     |          |         |        | DS    | SWPAG<8:0 | )>       |       |       |       | 0001          |
| RCOUNT       | 0036  |        |        | •       |        |        | •      |       | RCOUNT<  | 15:0>   |        |       |           |          |       |       |       | 0000          |
| SR           | 0042  | —      | —      |         | —      | _      | —      | _     | DC       | IPL2    | IPL1   | IPL0  | RA        | N        | OV    | Z     | С     | 0000          |
| CORCON       | 0044  | VAR    | _      | —       | —      | —      | —      | _     | —        | —       | —      | —     | —         | IPL3     | SFA   | —     | —     | 0020          |
| DISICNT      | 0052  | —      | -      |         |        |        |        |       |          | DISICNT | <13:0> |       |           |          |       |       |       | 0000          |
| TBLPAG       | 0054  | —      | —      | —       | —      | —      | —      | —     | —        |         |        |       | TBLPA     | G<7:0>   |       |       |       | 0000          |
| MSTRPR       | 0058  |        |        |         |        |        |        |       | MSTRPR<  | 15:0>   |        |       |           |          |       |       |       | 0000          |

#### **D** I -4.0 - -

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

|              |       |        |        |            |        |        |        |             |        |       |        |             |        |        |          | -            |         |               |
|--------------|-------|--------|--------|------------|--------|--------|--------|-------------|--------|-------|--------|-------------|--------|--------|----------|--------------|---------|---------------|
| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13     | Bit 12 | Bit 11 | Bit 10 | Bit 9       | Bit 8  | Bit 7 | Bit 6  | Bit 5       | Bit 4  | Bit 3  | Bit 2    | Bit 1        | Bit 0   | All<br>Resets |
| IFS0         | 0800  | —      | DMA1IF | AD1IF      | U1TXIF | U1RXIF | SPI1IF | SPI1EIF     | T3IF   | T2IF  | OC2IF  | IC2IF       | DMA0IF | T1IF   | OC1IF    | IC1IF        | INT0IF  | 0000          |
| IFS1         | 0802  | U2TXIF | U2RXIF | INT2IF     | T5IF   | T4IF   | OC4IF  | OC3IF       | DMA2IF |       | _      | _           | INT1IF | CNIF   | CMIF     | MI2C1IF      | SI2C1IF | 0000          |
| IFS2         | 0804  | —      | _      | —          | _      | —      | _      | —           | _      | _     | IC4IF  | IC3IF       | DMA3IF |        | _        | SPI2IF       | SPI2EIF | 0000          |
| IFS3         | 0806  | _      | _      | —          | —      | —      | QEI1IF | PSEMIF      | —      | _     | _      | _           | _      | _      | MI2C2IF  | SI2C2IF      | _       | 0000          |
| IFS4         | 0808  | _      | _      | CTMUIF     | —      | —      | —      | —           | _      | _     | _      | _           | _      | CRCIF  | U2EIF    | U1EIF        | _       | 0000          |
| IFS5         | 080A  | PWM2IF | PWM1IF | _          | _      | _      | _      | _           | _      | _     | _      | _           | _      | _      | _        | _            | _       | 0000          |
| IFS6         | 080C  | —      | —      | _          | _      | —      | —      | —           | —      | -     | —      | _           | _      | _      | _        | —            | PWM3IF  | 0000          |
| IFS8         | 0810  | JTAGIF | ICDIF  | —          | _      | —      | —      | —           | —      | -     | —      | _           | _      | _      | _        | —            | _       | 0000          |
| IFS9         | 0812  | —      | —      | _          | _      | —      | —      | —           | —      |       | PTG3IF | PTG2IF      | PTG1IF | PTG0IF | PTGWDTIF | PTGSTEPIF    | —       | 0000          |
| IEC0         | 0820  | —      | DMA1IE | AD1IE      | U1TXIE | U1RXIE | SPI1IE | SPI1EIE     | T3IE   | T2IE  | OC2IE  | IC2IE       | DMA0IE | T1IE   | OC1IE    | IC1IE        | INT0IE  | 0000          |
| IEC1         | 0822  | U2TXIE | U2RXIE | INT2IE     | T5IE   | T4IE   | OC4IE  | OC3IE       | DMA2IE | -     | —      | _           | INT1IE | CNIE   | CMIE     | MI2C1IE      | SI2C1IE | 0000          |
| IEC2         | 0824  | —      | —      | _          | _      | —      | —      | —           | —      | -     | IC4IE  | IC3IE       | DMA3IE | _      | _        | SPI2IE       | SPI2EIE | 0000          |
| IEC3         | 0826  | —      | —      | _          | _      | —      | QEI1IE | PSEMIE      | —      |       | —      | —           | _      |        | MI2C2IE  | SI2C2IE      | —       | 0000          |
| IEC4         | 0828  | —      | —      | CTMUIE     | _      | —      | —      | —           | —      |       | —      | —           | _      | CRCIE  | U2EIE    | U1EIE        | —       | 0000          |
| IEC5         | 082A  | PWM2IE | PWM1IE | —          | _      | —      | —      | —           | —      | -     | —      | _           | _      | _      | _        | —            | _       | 0000          |
| IEC6         | 082C  | —      | —      | _          | —      | —      | —      | —           | —      |       | —      | —           | _      |        |          | —            | PWM3IE  | 0000          |
| IEC8         | 0830  | JTAGIE | ICDIE  | _          | —      | —      | —      | —           | —      |       | —      | —           | _      |        |          | —            | —       | 0000          |
| IEC9         | 0832  | _      | _      | _          | _      | _      | _      | _           | _      | _     | PTG3IE | PTG2IE      | PTG1IE | PTG0IE | PTGWDTIE | PTGSTEPIE    | _       | 0000          |
| IPC0         | 0840  | —      |        | T1IP<2:0>  |        | _      |        | OC1IP<2:0   | )>     |       |        | IC1IP<2:0>  |        |        |          | INT0IP<2:0>  |         | 4444          |
| IPC1         | 0842  | —      |        | T2IP<2:0>  |        | _      |        | OC2IP<2:0   | )>     |       |        | IC2IP<2:0>  |        |        |          | DMA0IP<2:0>  |         | 4444          |
| IPC2         | 0844  | —      |        | U1RXIP<2:0 | )>     | _      |        | SPI1IP<2:(  | )>     |       |        | SPI1EIP<2:0 | >      |        |          | T3IP<2:0>    |         | 4444          |
| IPC3         | 0846  | —      | —      | _          | _      | —      | C      | )MA1IP<2:   | :0>    | -     |        | AD1IP<2:0>  |        | _      |          | U1TXIP<2:0>  |         | 0444          |
| IPC4         | 0848  | _      |        | CNIP<2:0>  | >      | _      |        | CMIP<2:0    | >      | _     |        | MI2C1IP<2:0 | >      | _      | :        | SI2C1IP<2:0> |         | 4444          |
| IPC5         | 084A  | —      | —      | _          | _      | —      | —      | —           | —      |       | —      | —           | _      |        |          | INT1IP<2:0>  |         | 0004          |
| IPC6         | 084C  | —      |        | T4IP<2:0>  |        | _      |        | OC4IP<2:(   | )>     |       |        | OC3IP<2:0>  | •      |        |          | DMA2IP<2:0>  |         | 4444          |
| IPC7         | 084E  | —      |        | U2TXIP<2:0 | )>     | _      | ι      | J2RXIP<2:   | 0>     |       |        | INT2IP<2:0> | >      |        |          | T5IP<2:0>    |         | 4444          |
| IPC8         | 0850  | _      | _      | _          | _      | _      | _      | _           | _      | _     |        | SPI2IP<2:0> | >      | _      |          | SPI2EIP<2:0> |         | 0044          |
| IPC9         | 0852  | _      | _      | _          | _      | _      |        | IC4IP<2:0   | >      | _     |        | IC3IP<2:0>  |        | _      |          | DMA3IP<2:0>  |         | 0444          |
| IPC12        | 0858  | _      | _      | _          | _      | _      | N      | /II2C2IP<2: | :0>    | _     |        | SI2C2IP<2:0 | >      | _      | _        | _            | _       | 0440          |
| IPC14        | 085C  | _      | _      | _          | _      | _      |        | QEI1IP<2:0  | 0>     | _     |        | PSEMIP<2:0  | >      | _      | _        | _            | _       | 0440          |
| IPC16        | 0860  | _      |        | CRCIP<2:0  | >      | _      |        | U2EIP<2:0   | )>     | _     |        | U1EIP<2:0>  |        | _      | _        | _            | _       | 4440          |
| IPC19        | 0866  |        |        | _          | _      | _      |        |             |        | _     |        | CTMUIP<2:0  | >      |        | _        | _            |         | 0040          |
| IPC23        | 086E  | _      |        | PWM2IP<2:  | 0>     | _      | F      | WM1IP<2     | :0>    | —     | —      | —           | —      |        | _        | _            | _       | 4400          |
| IPC24        | 0870  |        |        | _          | _      | _      |        |             |        | _     | _      | _           | _      |        | F        | PWM3IP<2:0>  |         | 4004          |
|              |       |        |        |            |        |        |        |             |        |       |        |             |        |        |          |              |         |               |

## TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-45: DMAC REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8  | Bit 7       | Bit 6 | Bit 5 | Bit 4  | Bit 3   | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|-----------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------------|-------|-------|--------|---------|--------|--------|--------|---------------|
| DMA0CON   | 0B00  | CHEN   | SIZE   | DIR    | HALF   | NULLW  |        | _     | _      | —           | —     | AMOD  | E<1:0> | —       | —      | MODE   | E<1:0> | 0000          |
| DMA0REQ   | 0B02  | FORCE  | _      | -      | _      | -      | _      | -     | _      | IRQSEL<7:0> |       |       |        |         | 00FF   |        |        |               |
| DMA0STAL  | 0B04  |        |        |        |        |        |        |       | STA<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA0STAH  | 0B06  | _      | _      | _      |        | _      | _      | _     | _      |             |       |       | STA<2  | 3:16>   |        |        |        | 0000          |
| DMA0STBL  | 0B08  |        |        |        |        |        |        |       | STB<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA0STBH  | 0B0A  | _      | _      | -      |        | -      | —      | —     | —      |             |       |       | STB<2  | 3:16>   |        |        |        | 0000          |
| DMA0PAD   | 0B0C  |        |        |        |        |        |        |       | PAD<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA0CNT   | 0B0E  | —      | —      |        |        |        |        |       |        | CNT<1       | 3:0>  |       |        |         |        |        |        | 0000          |
| DMA1CON   | 0B10  | CHEN   | SIZE   | DIR    | HALF   | NULLW  | _      | —     | _      | —           | _     | AMOD  | E<1:0> | _       | —      | MODE   | =<1:0> | 0000          |
| DMA1REQ   | 0B12  | FORCE  | _      | _      | _      | _      |        | _     | _      |             |       |       | IRQSEL | <7:0>   |        |        |        | 00FF          |
| DMA1STAL  | 0B14  |        |        |        |        |        |        |       | STA<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA1STAH  | 0B16  | _      | —      | _      |        | _      |        | —     | _      |             |       |       | STA<2  | 3:16>   |        |        |        | 0000          |
| DMA1STBL  | 0B18  |        |        |        |        |        |        |       | STB<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA1STBH  | 0B1A  | —      | —      | _      |        | —      |        | -     | —      |             |       |       | STB<2  | 3:16>   |        |        |        | 0000          |
| DMA1PAD   | 0B1C  |        |        |        |        |        |        |       | PAD<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA1CNT   | 0B1E  |        | _      |        |        |        |        |       |        | CNT<1       | 3:0>  |       |        |         |        |        |        | 0000          |
| DMA2CON   | 0B20  | CHEN   | SIZE   | DIR    | HALF   | NULLW  |        | -     | —      | —           | _     | AMOD  | E<1:0> | —       | —      | MODE   | =<1:0> | 0000          |
| DMA2REQ   | 0B22  | FORCE  | —      | _      |        | _      |        | —     | _      |             |       |       | IRQSEL | _<7:0>  |        |        |        | 00FF          |
| DMA2STAL  | 0B24  |        |        |        |        |        |        |       | STA<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA2STAH  | 0B26  | —      | —      | —      |        | —      | _      | —     | —      |             |       |       | STA<2  | 3:16>   |        |        |        | 0000          |
| DMA2STBL  | 0B28  |        |        |        |        |        |        |       | STB<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA2STBH  | 0B2A  | —      | _      | _      |        | —      |        | —     | _      |             |       |       | STB<2  | 3:16>   |        |        |        | 0000          |
| DMA2PAD   | 0B2C  |        |        |        |        |        |        |       | PAD<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA2CNT   | 0B2E  | —      | _      |        |        |        |        |       |        | CNT<1       | 3:0>  |       |        |         |        |        |        | 0000          |
| DMA3CON   | 0B30  | CHEN   | SIZE   | DIR    | HALF   | NULLW  | _      | —     | —      | —           | —     | AMOD  | E<1:0> | —       | —      | MODE   | E<1:0> | 0000          |
| DMA3REQ   | 0B32  | FORCE  | —      | —      |        | —      | _      | —     | _      |             |       |       | IRQSEL | _<7:0>  |        |        |        | 00FF          |
| DMA3STAL  | 0B34  |        |        |        |        |        |        |       | STA<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA3STAH  | 0B36  | —      | —      | —      | —      | —      | —      | —     | —      |             |       |       | STA<2  | 3:16>   |        |        |        | 0000          |
| DMA3STBL  | 0B38  |        |        |        |        |        |        |       | STB<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA3STBH  | 0B3A  | —      | _      | -      |        | _      |        | _     | _      |             |       |       | STB<2  | 3:16>   |        |        |        | 0000          |
| DMA3PAD   | 0B3C  |        |        |        |        |        |        |       | PAD<1  | 5:0>        |       |       |        |         |        |        |        | 0000          |
| DMA3CNT   | 0B3E  | —      | —      |        |        |        |        |       |        | CNT<1       | 3:0>  |       |        |         |        |        |        | 0000          |
| DMAPWC    | 0BF0  | —      | _      | -      |        | _      |        | _     | _      | -           | _     | —     | _      | PWCOL3  | PWCOL2 | PWCOL1 | PWCOL0 | 0000          |
| DMARQC    | 0BF2  | —      | —      | —      |        | —      | _      | —     | —      | —           | —     | —     | —      | RQCOL3  | RQCOL2 | RQCOL1 | RQCOL0 | 0000          |
| DMAPPS    | 0BF4  | —      | —      | —      |        | —      | _      | —     | —      | —           | —     | _     | —      | PPST3   | PPST2  | PPST1  | PPST0  | 0000          |
| DMALCA    | 0BF6  | _      | _      | —      |        | _      | _      | _     |        | _           |       | _     |        |         | LSTCH  | <3:0>  |        | 000F          |
| DSADRL    | 0BF8  |        |        |        |        |        |        |       | DSADR< | 15:0>       |       |       |        |         |        |        |        | 0000          |
| DSADRH    | 0BFA  | _      | _      | _      | _      | _      | _      | _     | _      |             |       |       | DSADR< | :23:16> |        |        |        | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2011-2013 Microchip Technology Inc.

## TABLE 4-52: PORTG REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|---------------|
| TRISG        | 0E60  |        |        | —      | —      | —      | —      | TRISG9 | TRISG8 | TRISG7 | TRISG6 |       |       |       | —     | —     |       | 03C0          |
| PORTG        | 0E62  | _      | _      | _      | _      | _      | _      | RG9    | RG8    | RG7    | RG6    | _     | _     | _     | _     | _     | _     | xxxx          |
| LATG         | 0E64  | _      | _      | _      | _      | _      | _      | LATG9  | LATG8  | LATG7  | LATG6  | _     | _     | _     | _     | _     | _     | xxxx          |
| ODCG         | 0E66  |        |        | —      | —      | —      | —      | ODCG9  | ODCG8  | ODCG7  | ODCG6  |       |       |       | —     | —     |       | 0000          |
| CNENG        | 0E68  | _      | _      | _      | _      | _      | _      | CNIEG9 | CNIEG8 | CNIEG7 | CNIEG6 | _     | _     | _     | _     | _     | _     | 0000          |
| CNPUG        | 0E6A  | _      | _      | _      | _      | _      | _      | CNPUG9 | CNPUG8 | CNPUG7 | CNPUG6 | _     | _     | _     | _     | _     | _     | 0000          |
| CNPDG        | 0E6C  | _      | _      | _      | _      | _      | _      | CNPDG9 | CNPDG8 | CNPDG7 | CNPDG6 | _     | _     |       | —     | —     | _     | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data a single program memory word, and erase program memory in blocks or 'pages' of 1024 instructions (3072 bytes) at a time.

## 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

#### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



| REGISTER 5-2: NV | MADRH: NONVOLATILE MEMORY ADDRESS REGISTER HIGH |
|------------------|---|
|------------------|---|

| U-0             | U-0   | U-0              | U-0   | U-0              | U-0              | U-0             | U-0   |
|-----------------|-------|------------------|-------|------------------|------------------|-----------------|-------|
| —               | —     | —                | —     | —                | —                | —               | _     |
| bit 15          |       |                  | •     | •                | •                |                 | bit 8 |
|                 |       |                  |       |                  |                  |                 |       |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x            | R/W-x           | R/W-x |
|                 |       |                  | NVMAD | R<23:16>         |                  |                 |       |
| bit 7           |       |                  |       |                  |                  |                 | bit 0 |
|                 |       |                  |       |                  |                  |                 |       |
| Legend:         |       |                  |       |                  |                  |                 |       |
| R = Readable    | bit   | W = Writable     | bit   | U = Unimpler     | mented bit, read | 1 as '0'        |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is cle | eared            | x = Bit is unki | nown  |
| L               |       |                  |       |                  |                  |                 |       |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADR<23:16>:** Nonvolatile Memory Write Address High bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

#### REGISTER 5-3: NVMADRL: NONVOLATILE MEMORY ADDRESS REGISTER LOW

| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | NVMA  | DR<15:8>         |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
|                 |       |                  |       |                  |                 |                 |       |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|                 |       |                  | NVMA  | DR<7:0>          |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
|                 |       |                  |       |                  |                 |                 |       |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable    | bit   | W = Writable b   | oit   | U = Unimpler     | mented bit, rea | id as '0'       |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |

bit 15-0 NVMADR<15:0>: Nonvolatile Memory Write Address Low bits

Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

#### REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY

| U-0             | U-0 | U-0              | U-0  | U-0              | U-0             | U-0            | U-0   |
|-----------------|-----|------------------|------|------------------|-----------------|----------------|-------|
| —               | —   | —                | —    | —                | —               | —              | —     |
| bit 15          |     |                  |      |                  |                 |                | bit 8 |
|                 |     |                  |      |                  |                 |                |       |
| W-0             | W-0 | W-0              | W-0  | W-0              | W-0             | W-0            | W-0   |
|                 |     |                  | NVMK | EY<7:0>          |                 |                |       |
| bit 7           |     |                  |      |                  |                 |                | bit 0 |
|                 |     |                  |      |                  |                 |                |       |
| Legend:         |     |                  |      |                  |                 |                |       |
| R = Readable    | bit | W = Writable     | bit  | U = Unimple      | mented bit, rea | d as '0'       |       |
| -n = Value at F | POR | '1' = Bit is set | ٤    | '0' = Bit is cle | eared           | x = Bit is unk | nown  |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

| R/W-0         | R/W-0  | R/W-0                               | R/W-0                   | R/W-0             | R/W-0                 | R/W-0                | U-0   |
|---------------|--|-------------------------------------|-------------------------|-------------------|-----------------------|----------------------|-------|
| T5MD          | T4MD   | T3MD                                | T2MD                    | T1MD              | QEI1MD <sup>(1)</sup> | PWMMD <sup>(1)</sup> | —     |
| bit 15        |  |                                     |                         |                   |                       |                      | bit 8 |
|               |  |                                     |                         |                   |                       |                      |       |
| R/W-0         | R/W-0  | R/W-0                               | R/W-0                   | R/W-0             | U-0                   | R/W-0                | R/W-0 |
| I2C1MD        | U2MD   | U1MD                                | SPI2MD                  | SPI1MD            | _                     | C1MD <sup>(2)</sup>  | AD1MD |
| bit 7         |  | ·                                   |                         |                   |                       | · · · · · ·          | bit 0 |
|               |  |                                     |                         |                   |                       |                      |       |
| Legend:       |  |                                     |                         |                   |                       |                      |       |
| R = Readable  | e bit  | W = Writable I                      | oit                     | U = Unimplen      | nented bit, read      | d as '0'             |       |
| -n = Value at | POR  | '1' = Bit is set                    |                         | '0' = Bit is clea | ared                  | x = Bit is unkn      | own   |
|               |  |                                     |                         |                   |                       |                      |       |
| bit 15        | T5MD: Timer  | 5 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | 1 = Timer5 mo  | odule is disable                    | d                       |                   |                       |                      |       |
|               | 0 = Timer5 m   | odule is enable                     | d                       |                   |                       |                      |       |
| bit 14        | T4MD: Timer4   | 4 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | $\perp$ = Timer4 mo  | odule is disable<br>odule is enable | d                       |                   |                       |                      |       |
| bit 13        | T3MD: Timer?   | 3 Module Disab                      | le hit                  |                   |                       |                      |       |
| Sit 10        | 1 = Timer3 model =  | odule is disable                    | d                       |                   |                       |                      |       |
|               | 0 = Timer3 m   | odule is enable                     | d                       |                   |                       |                      |       |
| bit 12        | T2MD: Timer2   | 2 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | 1 = Timer2 mod   | odule is disable                    | d                       |                   |                       |                      |       |
|               | 0 = Timer2 model model model = Timer2 model = Tim | odule is enable                     | d                       |                   |                       |                      |       |
| bit 11        | T1MD: Timer1   | 1 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | 1 = 1  mer1 mer1 mer1 mer1 mer1 mer1 mer1 mer1   | odule is disable<br>odule is enable | d<br>d                  |                   |                       |                      |       |
| bit 10        |  | 1 Module Disa                       | nle hit(1)              |                   |                       |                      |       |
| bit 10        | $1 = QEI1 \mod 1$  | lule is disabled                    |                         |                   |                       |                      |       |
|               | 0 = QEI1 mod   | lule is enabled                     |                         |                   |                       |                      |       |
| bit 9         | PWMMD: PW  | /M Module Disa                      | ıble bit <sup>(1)</sup> |                   |                       |                      |       |
|               | 1 = PWM mod  | dule is disabled                    |                         |                   |                       |                      |       |
|               | 0 = PWM mod  | dule is enabled                     |                         |                   |                       |                      |       |
| bit 8         | Unimplement  | ted: Read as 'o                     | )'                      |                   |                       |                      |       |
| bit 7         | 12C1MD: 12C1   | 1 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | $1 = 12C1 \mod 0 = 12C1 \mod 0$  | ule is disabled                     |                         |                   |                       |                      |       |
| bit 6         |  | 2 Module Disa                       | ole hit                 |                   |                       |                      |       |
| bit 0         | 1 = UART2 m  | odule is disable                    | ed                      |                   |                       |                      |       |
|               | 0 = UART2 m  | odule is enable                     | d                       |                   |                       |                      |       |
| bit 5         | U1MD: UART   | 1 Module Disal                      | ole bit                 |                   |                       |                      |       |
|               | 1 = UART1 m  | odule is disable                    | ed                      |                   |                       |                      |       |
|               | 0 = UART1 m  | odule is enable                     | d                       |                   |                       |                      |       |
| bit 4         | SPI2MD: SPI2   | 2 Module Disab                      | le bit                  |                   |                       |                      |       |
|               | $\perp = SP12 \mod 0 = SP12 \mod 1$  | ule is disabled                     |                         |                   |                       |                      |       |
|               |  |                                     |                         |                   |                       |                      |       |

## REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

#### REGISTER 11-17: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

|              | R/W-0                                 | R/W-0  | R/W-0                               | R/W-0                   | R/W-0           | R/W-0            | R/W-0          |
|--------------|---------------------------------------|--|-------------------------------------|-------------------------|-----------------|------------------|----------------|
| —            |                                       |  |                                     | DTCMP3R<6:0             | )>              |                  |                |
| bit 15       |                                       |  |                                     |                         |                 |                  | bit 8          |
|              |                                       |  |                                     |                         |                 |                  |                |
| U-0          | R/W-0                                 | R/W-0  | R/W-0                               | R/W-0                   | R/W-0           | R/W-0            | R/W-0          |
|              |                                       |  |                                     | DTCMP2R<6:0             | )>              |                  |                |
| bit 7        |                                       |  |                                     |                         |                 |                  | bit 0          |
|              |                                       |  |                                     |                         |                 |                  |                |
| Legend:      |                                       |  |                                     |                         |                 |                  |                |
| R = Readab   | le bit                                | W = Writable I   | oit                                 | U = Unimplen            | nented bit, rea | ad as '0'        |                |
| -n = Value a | t POR                                 | '1' = Bit is set   |                                     | '0' = Bit is clea       | ared            | x = Bit is unkr  | nown           |
| bit 14-8     | DTCMP3R<<br>(see Table 1<br>1111001 = | 6:0>: Assign PW<br>1-2 for input pin<br>nput tied to RPI | /M Dead-Tim<br>selection nun<br>121 | e Compensatio<br>nbers) | n Input 3 to th | ne Corresponding | g RPn Pin bits |
|              | 0000001 =<br>0000000 =                | nput tied to CMI<br>nput tied to Vss                     | P1                                  |                         |                 |                  |                |
| bit 7        | 0000001 =<br>0000000 =<br>Unimpleme   | nput tied to CMI<br>nput tied to Vss<br>nted: Read as '0 | 21<br>)'                            |                         |                 |                  |                |

## dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0          | U-0  | R/W-0  | R/W-0                            | R/W-0                   | R/W-0           | R/W-0           | R/W-0 |
|--------------|--|--|----------------------------------|-------------------------|-----------------|-----------------|-------|
|              | —  |  |                                  | RP57                    | R<5:0>          |                 |       |
| bit 15       |  |  |                                  |                         |                 |                 | bit 8 |
|              |  |  |                                  |                         |                 |                 |       |
| U-0          | U-0  | R/W-0  | R/W-0                            | R/W-0                   | R/W-0           | R/W-0           | R/W-0 |
|              | —  |  |                                  | RP56                    | R<5:0>          |                 |       |
| bit 7        |  |  |                                  |                         |                 |                 | bit 0 |
|              |  |  |                                  |                         |                 |                 |       |
| Legend:      |  |  |                                  |                         |                 |                 |       |
| R = Readab   | le bit   | W = Writable   | bit                              | U = Unimplem            | nented bit, rea | d as '0'        |       |
| -n = Value a | t POR  | '1' = Bit is set   | t                                | '0' = Bit is clea       | ared            | x = Bit is unkr | nown  |
|              |  |  |                                  |                         |                 |                 |       |
| bit 15-14    | Unimpleme  | nted: Read as '  | 0'                               |                         |                 |                 |       |
| bit 13-8     | <b>RP57R&lt;5:0&gt;</b><br>(see Table 1 <sup>*</sup> | <ul> <li>Peripheral Out</li> <li>1-3 for peripheral</li> </ul> | utput Functior<br>al function nu | n is Assigned to mbers) | RP57 Output     | Pin bits        |       |
| bit 7-6      | Unimpleme  | nted: Read as '  | 0'                               |                         |                 |                 |       |

#### REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| (se | e Table 11-3 for peripheral function numbers) |
|-----|---|
|     |   |

#### REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|--------|-------|-------|
| —      | —   |       |       | RP97  | R<5:0> |       |       |
| bit 15 |     |       |       |       |        |       | bit 8 |

RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|-------|-----|-----|-----|-----|-----|-----|-------|
| —     | —   | —   | —   | —   | —   | —   | —     |
| bit 7 |     |     |     |     |     |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP97R<5:0>:** Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

bit 5-0

| ·               |  |                                      |                            |                                |                      |                 |        |
|-----------------|--|--------------------------------------|----------------------------|--------------------------------|----------------------|-----------------|--------|
| R/W-1           | R/W-1  | R/W-0                                | R/W-0                      | R/W-0                          | R/W-0                | R/W-0           | R/W-0  |
| PENH            | PENL   | POLH                                 | POLL                       | PMOD1 <sup>(1)</sup>           | PMOD0 <sup>(1)</sup> | OVRENH          | OVRENL |
| bit 15          |  |                                      |                            |                                |                      |                 | bit 8  |
|                 |  |                                      |                            |                                |                      |                 |        |
| R/W-0           | R/W-0  | R/W-0                                | R/W-0                      | R/W-0                          | R/W-0                | R/W-0           | R/W-0  |
| OVRDAT1         | OVRDAT0  | FLTDAT1                              | FLTDAT0                    | CLDAT1                         | CLDAT0               | SWAP            | OSYNC  |
| bit 7           |  |                                      |                            |                                |                      |                 | bit 0  |
|                 |  |                                      |                            |                                |                      |                 |        |
| Legend:         |  |                                      |                            |                                |                      |                 |        |
| R = Readable    | bit  | W = Writable                         | bit                        | U = Unimplei                   | mented bit, read     | l as '0'        |        |
| -n = Value at F | POR  | '1' = Bit is set                     |                            | '0' = Bit is cle               | eared                | x = Bit is unkr | nown   |
|                 |  |                                      |                            |                                |                      |                 |        |
| bit 15          | PENH: PWM  | (H Output Pin (                      | Ownership bit              |                                |                      |                 |        |
|                 | 1 = PWMx mc  | dule controls I                      | PWMxH pin<br>WMx⊟ pin      |                                |                      |                 |        |
| hit 11          |  |                                      |                            |                                |                      |                 |        |
| DIL 14          | 1 = DM/Mx mc   | a Output Pin C                       |                            |                                |                      |                 |        |
|                 | 1 = PWWX IIIC<br>0 = GPIO model                                      | dule controls P                      | WMxL pin                   |                                |                      |                 |        |
| hit 13          |  | H Output Pin I                       | Polarity bit               |                                |                      |                 |        |
|                 | 1 = PWMxH r  | in is active-low                     | /                          |                                |                      |                 |        |
|                 | 0 = PWMxH p  | oin is active-hig                    | h                          |                                |                      |                 |        |
| bit 12          | POLL: PWMx   | L Output Pin F                       | olarity bit                |                                |                      |                 |        |
|                 | 1 = PWMxL p  | in is active-low                     | ,                          |                                |                      |                 |        |
|                 | 0 = PWMxL p  | in is active-hig                     | h                          |                                |                      |                 |        |
| bit 11-10       | PMOD<1:0>:   | PWMx # I/O P                         | in Mode bits <sup>(1</sup> | )                              |                      |                 |        |
|                 | 11 = Reserve   | d; do not use                        |                            |                                |                      |                 |        |
|                 | 10 = PWMx I/   | O pin pair is in                     | the Push-Pul               | I Output mode                  |                      |                 |        |
|                 | 01 = PWWx I/<br>00 = PWMx I/   | O pin pair is in<br>O pin pair is in | the Complem                | nt Output mod<br>entary Output | mode                 |                 |        |
| hit 9           | OVRENH: Ov   | erride Enable i                      | for PWMxH P                | in bit                         | mouo                 |                 |        |
| bit o           | 1 = OVRDAT   | <1> controls or                      | itput on PWM               | xH nin                         |                      |                 |        |
|                 | 0 = PWMx ge  | nerator control                      | s PWMxH pin                |                                |                      |                 |        |
| bit 8           | OVRENL: Ov   | erride Enable f                      | or PWMxL Pi                | n bit                          |                      |                 |        |
|                 | 1 = OVRDAT   | <0> controls ou                      | Itput on PWM               | xL pin                         |                      |                 |        |
|                 | 0 = PWMx ge  | nerator control                      | s PWMxL pin                |                                |                      |                 |        |
| bit 7-6         | OVRDAT<1:0   | >: Data for PW                       | /MxH, PWMxl                | L Pins if Overr                | ide is Enabled b     | its             |        |
|                 | If OVERENH   | = 1, PWMxH is                        | s driven to the            | state specifie                 | d by OVRDAT<         | 1>.             |        |
|                 | If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. |                                      |                            |                                |                      |                 |        |
| bit 5-4         | FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits |                                      |                            |                                |                      |                 |        |
|                 | If Fault is activ  | ve, PWMxH is                         | driven to the s            | state specified                | by FLTDAT<1>         |                 |        |
| hit 2 0         |  | VE, FVVIVIXL IS (                    |                            |                                | UY FLIDAISUS.        | hita            |        |
| UIL 3-2         | LUAI <1:0>   |                                      |                            | IXL PILIS IT ULN               |                      |                 |        |
|                 | If current-limit   | is active. PWN                       | /IxL is driven t           | to the state sp                | ecified by CLDA      | T<0>.           |        |
|                 |  |                                      |                            |                                |                      |                 |        |
| Note 1: The     | ese bits should i  | not be changed                       | d after the PW             | Mx module is                   | enabled (PTEN        | = 1).           |        |

# REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER<sup>(2)</sup>

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| R/W-0        | R/W-0    | R/W-0          | U-0             | R/W-0, HC     | R/W-0                | R-0      | R-1   |
|--------------|----------|----------------|-----------------|---------------|----------------------|----------|-------|
| UTXISEL1     | UTXINV   | UTXISEL0       | —               | UTXBRK        | UTXEN <sup>(1)</sup> | UTXBF    | TRMT  |
| bit 15       |          |                |                 |               |                      |          | bit 8 |
|              |          |                |                 |               |                      |          |       |
| R/W-0        | R/W-0    | R/W-0          | R-1             | R-0           | R-0                  | R/C-0    | R-0   |
| URXISEL1     | URXISEL0 | ADDEN          | RIDLE           | PERR          | FERR                 | OERR     | URXDA |
| bit 7        |          |                |                 |               |                      |          | bit 0 |
|              |          |                |                 |               |                      |          |       |
| Legend:      |          | HC = Hardwar   | e Clearable bit | C = Clearable | e bit                |          |       |
| R = Readable | bit      | W = Writable b | bit             | U = Unimpler  | mented bit, read     | d as '0' |       |

## REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: UARTx Transmit Polarity Inversion bit
  - $\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle state is '0'}}$ 
    - 0 = UxTX Idle state is '1'
    - If IREN = 1:
  - 1 = IrDA encoded, UxTX Idle state is '1'
  - 0 = IrDA encoded, UxTX Idle state is '0'
- bit 12 Unimplemented: Read as '0'
- bit 11 UTXBRK: UARTx Transmit Break bit
  - 1 = Sends Sync Break on next transmission Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
  - 0 = Sync Break transmission is disabled or completed
- bit 10 UTXEN: UARTx Transmit Enable bit<sup>(1)</sup> 1 = Transmit is enabled, UxTX pin is controlled by UARTx
  - 0 = Transmit is disabled, any pending transmission is aborted and buffer is reset; UxTX pin is controlled by the PORT
- bit 9 UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
  - 1 = Transmit buffer is full
  - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
  - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
  - 11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has 4 data characters)
  - 10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
  - 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters
- **Note 1:** Refer to the "**UART**" (DS70582) section in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UARTx module for transmit operation.

NOTES:

| R/W-0      | R/W-0                            | R/W-0  | R/W-0                          | R/W-0             | R/W-0                | R/W-0           | R/W-0 |  |  |  |
|------------|----------------------------------|--|--------------------------------|-------------------|----------------------|-----------------|-------|--|--|--|
| ITRIM      | 5 ITRIM4                         | ITRIM3   | ITRIM2                         | ITRIM1            | ITRIM0               | IRNG1           | IRNG0 |  |  |  |
| bit 15     | ·                                | ·  |                                |                   |                      |                 | bit 8 |  |  |  |
|            |                                  |  |                                |                   |                      |                 |       |  |  |  |
| U-0        | U-0                              | U-0  | U-0                            | U-0               | U-0                  | U-0             | U-0   |  |  |  |
| _          | —                                | —  | —                              | —                 | _                    | _               | —     |  |  |  |
| bit 7      |                                  |  |                                |                   |                      |                 | bit 0 |  |  |  |
|            |                                  |  |                                |                   |                      |                 |       |  |  |  |
| Legend:    |                                  |  |                                |                   |                      |                 |       |  |  |  |
| R = Read   | able bit                         | W = Writable b   | bit                            | U = Unimplen      | nented bit, read     | d as '0'        |       |  |  |  |
| -n = Value | e at POR                         | '1' = Bit is set   |                                | '0' = Bit is cle  | ared                 | x = Bit is unkn | iown  |  |  |  |
|            |                                  |  |                                |                   |                      |                 |       |  |  |  |
| bit 15-10  | ITRIM<5:0>:                      | Current Source   | Trim bits                      |                   |                      |                 |       |  |  |  |
|            | 011111 <b>= Ma</b>               | aximum positive  | change from                    | nominal curren    | t + 62%              |                 |       |  |  |  |
|            | 011110 <b>= Ma</b>               | aximum positive  | change from                    | nominal curren    | t + 60%              |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | 000010 = Mii                     | nimum positive (   | change from r                  | nominal current   | + 4%<br>+ 2%         |                 |       |  |  |  |
|            | 000000 = No                      | minal current ou   | utput specified                | bv IRNG<1:0>      | >                    |                 |       |  |  |  |
|            | 111111 = Mir                     | nimum negative   | change from                    | nominal curren    | nt – 2%              |                 |       |  |  |  |
|            | 111110 <b>= Mi</b> i             | nimum negative   | change from                    | nominal curren    | nt – 4%              |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | •                                |  |                                |                   |                      |                 |       |  |  |  |
|            | 100010 = Ma<br>100001 = Ma       | aximum negative<br>aximum negative   | e change from<br>e change from | nominal curre     | nt – 60%<br>nt – 62% |                 |       |  |  |  |
| bit 9-8    | IRNG<1:0>: (                     | Current Source   | Range Select                   | bits              |                      |                 |       |  |  |  |
|            | 11 = 100 × Ba                    | ase Current <sup>(2)</sup>   |                                |                   |                      |                 |       |  |  |  |
|            | $10 = 10 \times Bas$             | $10 = 10 \times \text{Base Current}^{(2)}$   |                                |                   |                      |                 |       |  |  |  |
|            | $01 = Base CL00 = 1000 \times F$ | Base Current(1,2   | )                              |                   |                      |                 |       |  |  |  |
| bit 7-0    | Unimplemen                       | ted: Read as '0  | 3                              |                   |                      |                 |       |  |  |  |
| Note 1:    | This current range               | e is not available   | a to be used w                 | with the internal | temperature n        | neasurement di  | ode   |  |  |  |
|            |                                  | nis current range is not available to be used with the internal temperature measurement diode. |                                |                   |                      |                 |       |  |  |  |

#### REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

2: Refer to the CTMU Current Source Specifications (Table 30-56) in Section 30.0 "Electrical Characteristics" for the current range selection values.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

#### REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-0    | R/W-0    | R/W-0   |
|--------|-----|-----|-----|-----|----------|----------|---------|
| —      | —   | —   | —   | —   | CH123NB1 | CH123NB0 | CH123SB |
| bit 15 |     |     |     |     |          |          | bit 8   |
|        |     |     |     |     |          |          |         |
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-0    | R/W-0    | R/W-0   |

| 0-0   | 0-0 | 0-0 | 0-0 | 0-0 | R/W-0    | R/W-0    | R/W-0   |
|-------|-----|-----|-----|-----|----------|----------|---------|
| —     | —   | —   | —   | —   | CH123NA1 | CH123NA0 | CH123SA |
| bit 7 |     |     |     |     |          |          | bit 0   |

## Legend:

| Legenu.           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-11 Unimplemented: Read as '0'

bit 10-9

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample MUXB bits

In 12-bit mode (AD21B = 1), CH123NB is Unimplemented and is Read as '0':

| Value           | ADC Channel |       |       |  |  |  |  |
|-----------------|-------------|-------|-------|--|--|--|--|
| value           | CH1         | CH2   | CH3   |  |  |  |  |
| 11              | AN9         | AN10  | AN11  |  |  |  |  |
| 10 <b>(1,2)</b> | OA3/AN6     | AN7   | AN8   |  |  |  |  |
| 0x              | VREFL       | VREFL | VREFL |  |  |  |  |

bit 8 **CH123SB:** Channel 1, 2, 3 Positive Input Select for Sample MUXB bit In 12-bit mode (AD21B = 1), CH123SB is Unimplemented and is Read as '0':

| Value          | ADC Channel |         |         |  |
|----------------|-------------|---------|---------|--|
|                | CH1         | CH2     | СНЗ     |  |
| 1 <b>(2)</b>   | OA1/AN3     | OA2/AN0 | OA3/AN6 |  |
| 0 <b>(1,2)</b> | OA2/AN0     | AN1     | AN2     |  |

bit 7-3 Unimplemented: Read as '0'

bit 2-1 **CH123NA<1:0>:** Channel 1, 2, 3 Negative Input Select for Sample MUXA bits In 12-bit mode (AD21B = 1), CH123NA is Unimplemented and is Read as '<u>0</u>':

| Value           | ADC Channel |       |       |  |
|-----------------|-------------|-------|-------|--|
|                 | CH1         | CH2   | CH3   |  |
| 11              | AN9         | AN10  | AN11  |  |
| 10 <b>(1,2)</b> | OA3/AN6     | AN7   | AN8   |  |
| 0x              | VREFL       | VREFL | VREFL |  |

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
  - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

## 29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

## 29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

| AC CHARACTERISTICS   |  |   | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$ |     |     |     |
|----------------------|--|---|---|-----|-----|-----|
| Maximum<br>Data Rate | Master<br>Transmit Only<br>(Half-Duplex) | Master<br>Transmit/Receive<br>(Full-Duplex) | Slave<br>Transmit/Receive<br>(Full-Duplex)  | CKE | СКР | SMP |
| 15 MHz               | Table 30-42                              |   |   | 0,1 | 0,1 | 0,1 |
| 10 MHz               | —  | Table 30-43                                 | —   | 1   | 0,1 | 1   |
| 10 MHz               | —  | Table 30-44                                 | —   | 0   | 0,1 | 1   |
| 15 MHz               | —  | —   | Table 30-45   | 1   | 0   | 0   |
| 11 MHz               | —  | —   | Table 30-46   | 1   | 1   | 0   |
| 15 MHz               | _  | _   | Table 30-47   | 0   | 1   | 0   |
| 11 MHz               | _  | _   | Table 30-48   | 0   | 0   | 0   |

#### TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

#### FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



## **Revision F (November 2012)**

Removed "Preliminary" from data sheet footer.

#### **Revision G (March 2013)**

This revision includes the following global changes:

- changes "FLTx" pin function to "FLTx" on all occurrences
- adds Section 31.0 "High-Temperature Electrical Characteristics" for high-temperature (+150°C) data

This revision also includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-5.

| Section Name   | Update Description   |  |  |
|--|--|--|--|
| Cover Section  | <ul> <li>Changes internal oscillator specification to 1.0%</li> <li>Changes I/O sink/source values to 12 mA or 6 mA</li> <li>Corrects 44-pin VTLA pin diagram (pin 32 now shows as 5V tolerant)</li> </ul>   |  |  |
| Section 4.0 "Memory<br>Organization"                                 | <ul> <li>Deletes references to Configuration Shadow registers</li> <li>Corrects the spelling of the JTAGIP and PTGWDTIP bits throughout</li> <li>Corrects the Reset value of all IOCON registers as C000h</li> <li>Adds footnote to Table 4-42 to indicate the absence of Comparator 3 in 28-pin devices</li> </ul>  |  |  |
| Section 6.0 "Resets"   | <ul> <li>Removes references to cold and warm Resets, and clarifies the initial configuration of<br/>the device clock source on all Resets</li> </ul>   |  |  |
| Section 7.0 "Interrupt<br>Controller"                                | Corrects the definition of GIE as "Global Interrupt Enable" (not "General")  |  |  |
| Section 9.0 "Oscillator<br>Configuration"                            | <ul> <li>Clarifies the behavior of the CF bit when cleared in software</li> <li>Removes POR behavior footnotes from all control registers</li> <li>Corrects the tuning range of the TUN&lt;5:0&gt; bits in Register 9-4 to an overall range ±1.5%</li> </ul>   |  |  |
| Section 13.0 "Timer2/3 and Timer4/5"                                 | Clarifies the presence of the ADC Trigger in 16-bit Timer3 and Timer5, as well as the 32-bit timers  |  |  |
| Section 15.0 "Output<br>Compare"                                     | Corrects the first trigger source for SYNCSEL<4:0> (OCxCON2<4:0>) as OCxRS match   |  |  |
| Section 16.0 "High-Speed PWM Module"                                 | <ul> <li>Clarifies the source of the PWM interrupts in Figure 16-1</li> <li>Corrects the Reset states of IOCONx&lt;15:14&gt; in Register 16-13 as '11'</li> </ul>  |  |  |
| Section 17.0 "Quadrature<br>Encoder Interface (QEI)<br>Module"       | <ul> <li>Clarifies the operation of the IMV&lt;1:0&gt; bits (QEICON&lt;9:8&gt;) with updated text and additional notes</li> <li>Corrects the first prescaler value for QFVDIV&lt;2:0&gt; (QEI10C&lt;13:11&gt;), now 1:128</li> </ul>   |  |  |
| Section 23.0 "10-Bit/12-Bit<br>Analog-to-Digital Converter<br>(ADC)" | <ul> <li>Adds note to Figure 23-1 that Op Amp 3 is not available in 28-pin devices</li> <li>Changes "sample clock" to "sample trigger" in AD1CON1 (Register 23-1)</li> <li>Clarifies footnotes on op amp usage in Registers 23-5 and 23-6</li> </ul>   |  |  |
| Section 25.0 "Op Amp/<br>Comparator Module"                          | <ul> <li>Adds Note text to indicate that Comparator 3 is unavailable in 28-pin devices</li> <li>Splits Figure 25-1 into two figures for clearer presentation (Figure 25-1 for Op amp/<br/>Comparators 1 through 3, Figure 25-2 for Comparator 4). Subsequent figures are<br/>renumbered accordingly.</li> <li>Corrects reference description in xxxxx (now (AVDD+AVss)/2)</li> <li>Changes CMSTAT&lt;15&gt; in Register 25-1 to "PSIDL"</li> </ul> |  |  |
| Section 27.0 "Special<br>Features"                                   | Corrects the addresses of all Configuration bytes for 512 Kbyte devices  |  |  |

#### TABLE A-5: MAJOR SECTION UPDATES