

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64gp506t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4	-16:	QEI1	REGR		P FOR d	SPIC33E	PXXXMO	20X/50)	(AND PI	C24EP)		20X DE	VICES O	NLY	1			r
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEI1CON	01C0	QEIEN	—	QEISIDL		PIMOD<2:0>		IMV	<1:0>	-		INTDIV<2:0	>	CNTPOL	GATEN	CCM	<1:0>	0000
QEI1IOC	01C2	QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	NC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI1STAT	01C4	_	_	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
POS1CNTL	01C6								POSCNT<15	:0>								0000
POS1CNTH	01C8		POSCNT<31:16> 0000								0000							
POS1HLD	01CA		POSHLD<15:0> 0000															
VEL1CNT	01CC		VELCNT<15:0> 0000															
INT1TMRL	01CE		INTTMR<15:0> 0000															
INT1TMRH	01D0		INTTMR<31:16> 0000							0000								
INT1HLDL	01D2								INTHLD<15:)>								0000
INT1HLDH	01D4								INTHLD<31:1	6>								0000
INDX1CNTL	01D6								INDXCNT<15	:0>								0000
INDX1CNTH	01D8								NDXCNT<31:	16>								0000
INDX1HLD	01DA								INDXHLD<15	:0>								0000
QEI1GECL	01DC								QEIGEC<15	0>								0000
QEI1ICL	01DC								QEIIC<15:0	>								0000
QEI1GECH	01DE		QEIGEC<31:16> 0000							0000								
QEI1ICH	01DE		QEIIC<31:16> 0000								0000							
QEI1LECL	01E0								QEILEC<15:)>								0000
QEI1LECH	01E2								QEILEC<31:1	6>								0000

TABLE 4-16: QEI1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
FORCE ⁽¹⁾		_	_	—		_						
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0					
bit 7							bit					
Legend:		S = Settable b	oit									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	FORCE: Force	e DMA Transfe	er bit ⁽¹⁾									
	1 = Forces a single DMA transfer (Manual mode)											
	0 = Automatic DMA transfer initiation by DMA request											
bit 14-8	Unimplemen	ted: Read as 'd)'									
bit 7-0	IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits											
	01000110 = ECAN1 – TX Data Request ⁽²⁾											
	00100110 = IC4 – Input Capture 4											
	00100101 = IC3 – Input Capture 3 00100010 = ECAN1 – RX Data Ready ⁽²⁾											
	00100010 = ECAN1 – RX Data Ready -/ 00100001 = SPI2 Transfer Done											
	000100001 = SPI2 Transler Done 00011111 = UART2TX – UART2 Transmitter											
	00011110 = UART2RX – UART2 Receiver											
	00011100 = TMR5 – Timer5											
	00011011 = TMR4 – Timer4											
	00011010 = OC4 – Output Compare 4											
	00011001 = OC3 – Output Compare 3											
	00001101 = ADC1 – ADC1 Convert done											
	00001100 = UART1TX – UART1 Transmitter											
	00001011 = UART1RX – UART1 Receiver											
	00001010 = SPI1 – Transfer Done 00001000 = TMR3 – Timer3											
	00001000 = 1MRS - 1MRS - 00000111 = TMR2 - Timer2											
	00000110 = OC2 - Output Compare 2											
	00000101 = IC2 - Input Capture 2											
	0000010 =	OC1 – Output (Compare 1									
		IC1 – Input Ca										
	00000000 = INTO – External Interrupt 0											

REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
 - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER	TU-5: PIVID6	. PERIPHER		DISABLE C	UNIROL RE	GISIER 6	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	_	PWM3MD ⁽¹⁾	PWM2MD ⁽¹⁾	PWM1MD ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-11	Unimplement	ted: Read as '	כ'				
bit 10	PWM3MD: P\	NM3 Module D	isable bit ⁽¹⁾				
	1 = PWM3 mo	odule is disable	ed				
	0 = PWM3 mo	odule is enable	d				
bit 9	PWM2MD: P\	NM2 Module D	isable bit ⁽¹⁾				
	1 = PWM2 module is disabled						
	0 = PWM2 mo	odule is enable	d				
bit 8	PWM1MD: P\	NM1 Module D	isable bit ⁽¹⁾				
		odule is disable					
	0 = PWM1 mo	odule is enable	d				
bit 7-0	Unimplement	ted: Read as '	כ'				

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

Note 1: This bit is available on dsPIC33EPXXXMC50X/20X and PIC24EPXXXMC20X devices only.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽²⁾	—	_	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾		—	TCS ^(1,3)	—
bit 7							bit 0

REGISTER 13-2: TyCON: (TIMER3 AND TIMER5) CONTROL REGISTER

Legend:									
R = Readal	ole bit	W = Writable bit	= Writable bit U = Unimplemented bit, read as						
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	TON: Tin	nery On bit ⁽¹⁾							
		s 16-bit Timery s 16-bit Timery							
bit 14	•	mented: Read as '0'							
bit 13	-	imery Stop in Idle Mode bit	2)						
		ontinues module operation winues module operation in Id	when device enters Idle mode lle mode						
bit 12-7	Unimple	mented: Read as '0'							
bit 6	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾								
	When TC This bit is	<u>CS = 1:</u> s ignored.							
		<u>CS = 0:</u> d time accumulation is enab d time accumulation is disab							
bit 5-4	TCKPS<	1:0>: Timery Input Clock Pre	escale Select bits ⁽¹⁾						
	11 = 1:2 5								
	10 = 1:64 01 = 1:8	1							
	01 = 1.8								
bit 3-2	Unimple	mented: Read as '0'							
bit 1	-	nery Clock Source Select bit	(1,3)						
		nal clock is from pin, TyCK (nal clock (FP)	(on the rising edge)						
bit 0	Unimple	mented: Read as '0'							
		peration is enabled (T2CON set through TxCON.	<3> = 1), these bits have no e	ffect on Timery operation; all ti					

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. See the "Pin Diagrams" section for the available pins.

14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

14.1.1 KEY RESOURCES

- "Input Capture" (DS70352) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
CHPCLKEN	—	—	—	—	—	CHOPC	LK<9:8>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CHOPC	LK<7:0>						
bit 7							bit 0			
Legend:										
R = Readable I	bit	W = Writable	= Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15 bit 14-10 bit 9-0	1 = Chop clos 0 = Chop clos Unimplemen CHOPCLK<9 The frequence	Enable Chop ck generator is ck generator is ted: Read as ' 9:0>: Chop Clo y of the chop c ncy = (FP/PCL)	enabled disabled 0' ck Divider bits lock signal is g	given by the fo	ollowing expressi + 1)	on:				

REGISTER 16-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

REGISTER 16-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			MDC	<15:8>						
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			MD	C<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'						
-n = Value at P	POR	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unkno			nown				

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits


NOTES:

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾				
bit 15		•		•	•	•	bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽²⁾	CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾				
bit 7	CKF	WIGTEN	SFREZ 7	SFREI?	SFREU 7	FFREN	bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-13	Unimplemen	ted: Read as	0'								
bit 12			bit (SPIx Mas	-	()						
			sabled, pin fun	ctions as I/O							
oit 11		0 = Internal SPIx clock is enabled DISSDO: Disable SDOx Pin bit									
	1 = SDOx pin is not used by the module; pin functions as I/O										
	0 = SDOx pin is controlled by the module										
bit 10	MODE16: Wo	MODE16: Word/Byte Communication Select bit									
		 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 									
		•	. ,								
bit 9		SMP: SPIx Data Input Sample Phase bit									
	Master mode	-	end of data o	utout time							
			middle of data								
	Slave mode:										
	SMP must be cleared when SPIx is used in Slave mode.										
bit 8		lock Edge Sele									
	 1 = Serial output data changes on transition from active clock state to Idle clock state (refer to bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (refer to bit 6) 										
bit 7						ve clock state (I					
		SSEN: Slave Select Enable bit (Slave mode) ⁽²⁾ 1 = SSx pin is used for Slave mode									
	1 = SSX pin is used for Slave mode 0 = SSX pin is not used by the module; pin is controlled by port function										
bit 6	CKP: Clock F	Polarity Select	bit								
			nigh level; activ ow level; active								
bit 5	MSTEN: Mas	ter Mode Enat	ole bit								
	1 = Master m 0 = Slave mo										
Note 1: T	he CKE bit is not	used in Frame	d SPI modes. I	Program this bi	it to '0' for Fram	ed SPI modes (FRMEN = 1				
	his bit must be cl										
0											

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1

- **3:** Do not set both primary and secondary prescalers to the value of 1:1.





25.3 Op Amp/Comparator Registers

			C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾					
	•	•				bit					
U-0	U-0	U-0	R-0	R-0	R-0	R-0					
—	_	—	C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾					
						bit					
- L :		L.14									
			-								
PUR	T = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN					
	arator Stop in	Idle Mode bit									
•											
Unimplemen	Unimplemented: Read as '0'										
C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾											
1 = Op amp/comparator event occurred											
	-		cur								
1 = Comparator event occurred											
•											
C1EVT: Com	C1EVT: Comparator 1 Event Status bit ⁽¹⁾										
1 = Comparator event occurred											
-			2)								
		ut Status bit ^u	2)								
1 = VIN + < VIN -											
* • • • • • • •	-										
C3OUT: Com	parator 3 Outp	ut Status bit ⁽²	2)								
When CPOL = 0:											
	-										
	POR PSIDL: Comp 1 = Discontinues Unimplemen C4EVT: Op A 1 = Op amp/c 0 = Op amp/c 0 = Op amp/c C3EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat C2EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < V	- - e bit W = Writable POR '1' = Bit is set PSIDL: Comparator Stop in 1 = Discontinues operation of 1 = Discontinues operation of a 0 = Continues operation of a Unimplemented: Read as ' C4EVT: Op Amp/Comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 0 = Comparator 3 Event 1 = Comparator event occur 0 = Comparator event did not C2EVT: Comparator 2 Event 1 = Comparator event did not C2EVT: Comparator 2 Event 1 = Comparator event occur 0 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 1 Event 1 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 4 Outp When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN-	e bit W = Writable bit POR '1' = Bit is set PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparato 0 = Continues operation of all comparato Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Stat 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- C3OUT: Comparator 3 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- 0 =	C40UT ⁽²⁾ e bitW = Writable bitU = UnimplemPOR'1' = Bit is set'0' = Bit is clePSIDL: Comparator Stop in Idle Mode bit1 = Discontinues operation of all comparators when devia0 = Continues operation of all comparators in Idle modeUnimplemented: Read as '0'C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred0 = Op amp/comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurC2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event did not occurC1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurUnimplemented: Read as '0'C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0:1 = VIN+ < VIN-	- - C4OUT ⁽²⁾ C3OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle n 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN-	- - C4OUT ⁽²⁾ C3OUT ⁽²⁾ C2OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN-					

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

NOTES:

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#litl6,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws , Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAG	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAG	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAG	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Prefetch and store accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd(1)	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾ Ma		°C ≤ Ta ≤ Units	+125°C for Extended Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
			400 kHz mode	TCY/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μS	
		Ū	400 kHz mode	Tcy/2 (BRG + 2)		μ S	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μ S	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		100	ns	-
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		300	ns	-
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	
-			400 kHz mode	100	_	ns	
			1 MHz mode ⁽²⁾	40		ns	-
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode ⁽²⁾	0.2		μs	-
IM30	TSU:STA	A Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 2)		μ S	Only relevant for Repeated Start
			400 kHz mode	Tcy/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μs	condition
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 2)		μ s	After this period, the
			400 kHz mode	Tcy/2 (BRG +2)		μS	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μs	1
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	—	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	
		Hold Time	400 kHz mode	TCY/2 (BRG + 2)	—	μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	—	μS	
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	
		From Clock	400 kHz mode	—	1000	ns	İ.
			1 MHz mode ⁽²⁾	—	400	ns	İ.
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be
			400 kHz mode	1.3	_	μ s	free before a new
			1 MHz mode ⁽²⁾	0.5	_	μ s	transmission can star
IM50	Св	Bus Capacitive L		_	400	pF	
IM51	TPGD	Pulse Gobbler De	-	65	390	ns	(Note 3)

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the l²C[™] Baud Rate Generator. Refer to "Inter-Integrated Circuit (l²C[™])" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.

AC CH	ARACTEI	RISTICS	(unless oth				7 to 3.6V -85°C for Industrial -125°C for Extended	
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Device Supply								
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0		Lesser of: VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V		
			Refere	ence In	puts			
AD05	Vrefh	Reference Voltage High	AVss + 2.5		AVDD	V	VREFH = VREF+ VREFL = VREF- (Note 1)	
AD05a			3.0	_	3.6	V	VREFH = AVDD VREFL = AVSS = 0	
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.5	V	(Note 1)	
AD06a			0		0	V	VREFH = AVDD VREFL = AVSS = 0	
AD07	VREF	Absolute Reference Voltage	2.5		3.6	V	VREF = VREFH - VREFL	
AD08	IREF	Current Drain			10 600	μΑ μΑ	ADC off ADC on	
AD09	Iad	Operating Current ⁽²⁾	—	5	_	mA	ADC operating in 10-bit mode (Note 1)	
			—	2	—	mA	ADC operating in 12-bit mode (Note 1)	
	•		Ana	log Inp	ut			
AD12	Vinh	Input Voltage Range VinH	VINL		Vrefh	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input	
AD13	VINL	Input Voltage Range VINL	Vrefl	_	AVss + 1V	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input	
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	200	Ω	Impedance to achieve maximum performance of ADC	

TABLE 30-57: ADC MODULE SPECIFICATIONS


Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

NOTES:

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2

Revision D (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 512-Kbyte Flash and 48-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	Removed the Analog Comparators column and updated the Op amps/Comparators column in Table 1 and Table 2.
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 30.0 "Electrical Characteristics"	Updated the VBOR specifications and/or its related note in the following electrical characteristics tables: • Table 30-1 • Table 30-4 • Table 30-12 • Table 30-14 • Table 30-15 • Table 30-16 • Table 30-56 • Table 30-57 • Table 30-58 • Table 30-59 • Table 30-60

TyCON (Timer3 and Timer5 Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
VEL1CNT (Velocity Counter 1)	259
Resets	123
Brown-out Reset (BOR)	
Configuration Mismatch Reset (CM)	123
Illegal Condition Reset (IOPUWR)	123
Illegal Opcode	123
Security	
Uninitialized W Register	123
Master Clear (MCLR) Pin Reset	123
Power-on Reset (POR)	
RESET Instruction (SWR)	
Resources	
Trap Conflict Reset (TRAPR)	123
Watchdog Timer Time-out Reset (WDTO)	123
Resources Required for Digital PFC	32, 34
Revision History	

S

Serial Peripheral Interface (SPI) Software Stack Pointer (SSP)				
Special Features of the CPU				
SPI				
Control Registers	268			
Helpful Tips	267			
Resources	267			

т

Temperature and Voltage Specifications
AC
Thermal Operating Conditions
Thermal Packaging Characteristics
Timer1
Control Register
Resources
Timer2/3 and Timer4/5
Control Registers
Resources
Timing Diagrams
10-Bit ADC Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000,
SSRCG = 0)
10-Bit ADC Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,
SSRCG = 0, SAMC<4:0> = 00010)
12-Bit ADC Conversion (ASAM = 0,
SSRC<2:0> = 000, SSRCG = 0)
BOR and Master Clear Reset
ECANx I/O
External Clock414
High-Speed PWMx Fault422
High-Speed PWMx Module
I/O Characteristics
I2Cx Bus Data (Master Mode)450
I2Cx Bus Data (Slave Mode)
I2Cx Bus Start/Stop Bits (Master Mode)
I2Cx Bus Start/Stop Bits (Slave Mode)

Input Capture x (ICx)	. 420
OCx/PWMx	
Output Compare x (OCx)	. 421
QEA/QEB Input	. 424
QEI Module Index Pulse	. 425
SPI1 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 441
SPI1 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 440
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	. 438
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 439
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 448
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 446
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 442
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	. 444
SPI2 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 429
SPI2 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 428
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	426
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 427
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 436
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 434
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 430
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	
Timer1-Timer5 External Clock	
TimerQ (QEI Module) External Clock	
UARTx I/O	454

U

Universal Asynchronous Receiver	
Transmitter (UART)	. 281
Control Registers	. 283
Helpful Tips	. 282
Resources	. 282
User ID Words	. 384
V	
Voltage Regulator (On-Chip)	. 384

w

Watchdog Timer (WDT)	379, 385
Programming Considerations	385
WWW Address	524
WWW, On-Line Support	23