

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64КВ (22К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFTLA Exposed Pad
Supplier Device Package	36-VTLA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc203t-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES (CONTINUED)

			(00																		
		(se			-	Re	Remappable Peripherals								~						
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM <sup>(4)</sup> (Channels)	Quadrature Encoder Interface	UART	SPI <sup>(2)</sup>	ECAN™ Technology	External Interrupts <sup>(3)</sup>	I <sup>2</sup> C <sup>TM</sup>	<b>CRC Generator</b>	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	ЪТG	I/O Pins	Pins	Packages
dsPIC33EP32MC504	512	32	4																		
dsPIC33EP64MC504	1024	64	8																		VTLA <sup>(5)</sup> ,
dsPIC33EP128MC504	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
dsPIC33EP256MC504	1024	256	32																	40	UQFN
dsPIC33EP512MC504	1024	512	48																		
dsPIC33EP64MC506	1024	64	8																		
dsPIC33EP128MC506	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	16	3/4	Voo	Voo	53	64	TQFP,
dsPIC33EP256MC506	1024	256	32	3	4	4	0	1	2	2	1	3	2	1	10	3/4	Yes	Yes	55	04	QFN
dsPIC33EP512MC506	1024	512	48																		

 Note 1:
 On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details.


 2:
 Only SPI2 is remappable.

3: INT0 is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

#### **Pin Diagrams (Continued)**



Pin Name <sup>(4)</sup>	Pin Type	Buffer Type	PPS	Description			
C1IN1-	I	Analog	No	Op Amp/Comparator 1 Negative Input 1.			
C1IN2-	I	Analog	No	Comparator 1 Negative Input 2.			
C1IN1+	I	Analog	No	Op Amp/Comparator 1 Positive Input 1.			
OA1OUT	0	Analog	No	Op Amp 1 output.			
C1OUT	0	—	Yes	Comparator 1 output.			
C2IN1-	I	Analog	No	Op Amp/Comparator 2 Negative Input 1.			
C2IN2-	I	Analog	No	Comparator 2 Negative Input 2.			
C2IN1+	I	Analog	No	Op Amp/Comparator 2 Positive Input 1.			
OA2OUT	0	Analog	No	Op Amp 2 output.			
C2OUT	0		Yes	Comparator 2 output.			
C3IN1-	I	Analog	No	Op Amp/Comparator 3 Negative Input 1.			
C3IN2-	I	Analog	No	Comparator 3 Negative Input 2.			
C3IN1+	I	Analog	No	Op Amp/Comparator 3 Positive Input 1.			
OA3OUT	0	Analog	No	Op Amp 3 output.			
C3OUT	0		Yes	Comparator 3 output.			
C4IN1-	I.	Analog	No	Comparator 4 Negative Input 1.			
C4IN1+	I.	Analog	No	Comparator 4 Positive Input 1.			
C4OUT	0		Yes	Comparator 4 output.			
CVREF10	0	Analog	No	Op amp/comparator voltage reference output.			
CVREF20	0	Analog	No	Op amp/comparator voltage reference divided by 2 output.			
PGED1	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.			
PGEC1	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 1.			
PGED2	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.			
PGEC2	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 2.			
PGED3	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 3.			
PGEC3	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 3.			
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.			
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.			
AVss	Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.			
Vdd	Р		No	Positive supply for peripheral logic and I/O pins.			
VCAP	Р		No	CPU logic filter capacitor connection.			
Vss	Р		No	Ground reference for logic and I/O pins.			
VREF+	I	Analog	No	Analog voltage reference (high) input.			
VREF-	Ι	Analog	No				
Legend: CMOS = C ST = Schn	nitt Trigg	jer input v	with CI	or output     Analog = Analog input     P = Power       MOS levels     O = Output     I = Input			

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.


PPS = Peripheral Pin Select

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

TTL = TTL input buffer

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

**5:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.



#### EXAMPLE 4-3: PAGED DATA MEMORY SPACE

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

#### REGISTER 8-9: DSADRH: DMA MOST RECENT RAM HIGH ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	-	—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSADR	<23:16>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bi	t	U = Unimpler	nented bit, read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

#### REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit		U = Unimplemen	ted bit, re	ad as '0'	
-n = Value at PC	OR	'1' = Bit is set		'0' = Bit is cleared	d	x = Bit is unkn	own

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit<sup>(3)</sup>
  - 1 = FSCM has detected clock failure
    - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **"Oscillator"** (DS70580) in the *"dsPIC33/ PIC24 Family Reference Manual"* (available from the Microchip web site) for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
  - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

#### 11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 30-11 for the maximum VIH specification for each pin.

#### 11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

#### 11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP, as shown in Example 11-1.

#### **11.3** Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the Change Notification (CN) functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source or sink source connected to the pin and eliminate the need for external resistors when push button, or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on Change Noti-
	fication pins should always be disabled
	when the port pin is configured as a digital
	output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8>
		; as inputs
MOV	W0, TRISB	; and PORTB<7:0>
		; as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

## 14.2 Input Capture Registers

#### REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Stop in Idle Control bit
	1 = Input capture will Halt in CPU Idle mode
	0 = Input capture will continue to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture Timer Select bits
	111 = Peripheral clock (FP) is the clock source of the ICx
	110 = Reserved
	<ul> <li>101 = Reserved</li> <li>100 = T1CLK is the clock source of the ICx (only the synchronous clock is supported)</li> </ul>
	011 = T5CLK is the clock source of the ICx
	010 = T4CLK is the clock source of the ICx
	001 = T2CLK is the clock source of the ICx
	000 = T3CLK is the clock source of the ICx
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	<ul> <li>01 = Interrupt on every second capture event</li> <li>00 = Interrupt on every capture event</li> </ul>
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
bit 4	1 = Input capture buffer overflow occurred
	0 = No input capture buffer overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty, at least one more capture value can be read
	0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Capture mode, every 16th rising edge (Prescaler Capture mode)
	<ul> <li>100 = Capture mode, every 4th rising edge (Prescaler Capture mode)</li> <li>011 = Capture mode, every rising edge (Simple Capture mode)</li> </ul>
	010 = Capture mode, every falling edge (Simple Capture mode)
	001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)
	000 = Input capture module is turned off

#### 15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 15.1.1 KEY RESOURCES

- "Output Compare" (DS70358) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

#### **REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)**

- bit 3 TRIGMODE: Trigger Status Mode Select bit
  - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
  - 0 = TRIGSTAT is cleared only by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits
  - 111 = Center-Aligned PWM mode: Output set high when OCxTMR = OCxR and set low when OCxTMR = OCxRS<sup>(1)</sup>
  - 110 = Edge-Aligned PWM mode: Output set high when OCxTMR = 0 and set low when OCxTMR = OCxR<sup>(1)</sup>
  - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
  - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
  - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
  - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
  - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
  - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.
  - 2: Each Output Compare x module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
    - PTGO4 = OC1 PTGO5 = OC2
    - PTGO6 = OC3 PTGO7 = OC4

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPC	LK<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CHOPC	LK<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15 bit 14-10 bit 9-0	1 = Chop cloo 0 = Chop cloo Unimplemen CHOPCLK<9 The frequenc	Enable Chop ck generator is ck generator is ted: Read as ' ):0>: Chop Clo y of the chop c ncy = (FP/PCL)	enabled disabled 0' ck Divider bits lock signal is g	given by the fo	ollowing expressi	on:	

### REGISTER 16-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

#### REGISTER 16-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	-	—	—	LEB<11:8>				
bit 15						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			LEE	3<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

### REGISTER 16-17: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_			_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL
bit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7						onornen	bit
Legend:			L:4		onted bit read	(0)	
R = Readab		W = Writable		-	ented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	rea	x = Bit is unkr	IOWI
bit 15-12	Unimplemen	ted: Read as '	o'				
bit 11-8	BLANKSEL<	<b>3:0&gt;:</b> PWMx S	tate Blank Sou	urce Select bits			
	BCH and BCI	L bits in the LEI			and/or Fault inp	out signals (if e	nabled via th
	1001 <b>= Rese</b>	rved					
	•						
	• •						
	0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as	state blank so	ource			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st	I3H selected as I2H selected as I1H selected as ate blanking	state blank so state blank so	ource			
bit 7-6	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '	state blank so state blank so o'	burce burce			
bit 7-6 bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '( I:0>: PWMx Ch	state blank so state blank so o' op Clock Sour	burce burce rce Select bits			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab rved	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • 0100 = Rese 0011 = PWM 0010 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as	state blank so state blank so op Clock Sour ole and disable CHOP clock s CHOP clock s CHOP clock s	source source		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as I1H selected as I2H selected as	state blank so state blank so op Clock Sour- ole and disable cHOP clock so cHOP clock so cHOP clock so cHOP clock so	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	<ul> <li>state blank so</li> <li>state blank so</li> <li>op Clock Sour</li> <li>chOP clock so</li> <li>chopping Enso</li> <li>on is enabled</li> </ul>	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2 bit 1	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • • • • • • • • • • • • • • •	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as	CHOP clock so or clock Sour- ole and disable cHOP clock so cHOP clock so cHOP clock so cHOP clock so chOP clock so chopping En- on is enabled on is disabled	source source source source source source CHOP clock so able bit		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	CHOP clock so CHOP clock so Chopping Ena	source source source source source source CHOP clock so able bit		outputs.	

## REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

## REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

etching etching
rating as I <sup>2</sup> C master, applicable during master receive)
e initiates an Acknowledge sequence.
bit during master receive)
DAx and SCLx pins and transmits ACKDT data bit. Hardware owledge sequence. ress
g as I <sup>2</sup> C master)
are is clear at the end of the eighth bit of the master receive
erating as I <sup>2</sup> C master)
SCLx pins. Hardware is clear at the end of the master Stop
$\frac{1}{2}$
it (when operating as I <sup>2</sup> C master)
SDAx and SCLx pins. Hardware is clear at the end of the gress
erating as I <sup>2</sup> C master)
SCLx pins. Hardware is clear at the end of the master Start

**Note 1:** When performing master operations, ensure that the IPMIEN bit is set to '0'.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—		—	—	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
Lonondi											
Legend: R = Readab	la hit	W = Writable t	.it	II – Unimplor	nented bit, read						
-n = Value a		'1' = Bit is set	אנ	'0' = Bit is cle		x = Bit is unkr					
	IL FOR	I – DILIS SEL			areu						
bit 15-8	Unimplemen	ted: Read as '0	)'								
bit 7	-	Message Inter		bit							
		request is enabl	•								
		request is not e									
bit 6	WAKIE: Bus	Wake-up Activit	y Interrupt E	nable bit							
		request is enabl									
		request is not e									
bit 5		Interrupt Enabl									
		request is enabl									
L:1 4		request is not e									
bit 4	-	ted: Read as '0		- 64							
bit 3		Almost Full Int request is enabl	•	e bit							
		request is enabling enabling enabling enabling enablished enablighted by the enabling enabling enabling enablished enablish									
bit 2		•		nable bit							
		<b>RBOVIE:</b> RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled									
		request is not e									
bit 1	RBIE: RX Bu	ffer Interrupt En	able bit								
		request is enabl									
	•	request is not e									
bit 0		fer Interrupt En									
		request is enabl									
	0 = Interrupt i	request is not e	napled								

#### REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

## 22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edges
- · Precise Time Measurement Resolution of 1 ns
- Accurate Current Source Suitable for Capacitive Measurement
- On-Chip Temperature Measurement using a Built-in Diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_		_		_
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
	011110 = Ma •		e change nom		1 00 /0		
	• • • • • • • • • • • • • • • • • • •	nimum positive nimum positive minal current c nimum negative	change from r change from r output specified e change from	nominal current nominal current l by IRNG<1:0> nominal curren nominal curren	+ 4% + 2% t – 2%		
	• • • • • • • • • • • • • •	nimum positive nimum positive minal current o nimum negative nimum negative ximum negative	change from r change from r output specified e change from e change from re change from	nominal current nominal current l by IRNG<1:0> nominal curren	+ 4% + 2% - t – 2% t – 4%		
bit 9-8	• • • • • • • • • • • • • •	nimum positive nimum positive minal current o nimum negative nimum negative ximum negative current Source ase Current <sup>(2)</sup> se Current <sup>(2)</sup>	change from r change from r output specified e change from e change from re change from re change from Range Select	nominal current nominal current l by IRNG<1:0> nominal curren nominal curren	+ 4% + 2% - t – 2% t – 4%		

#### REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

2: Refer to the CTMU Current Source Specifications (Table 30-56) in Section 30.0 "Electrical Characteristics" for the current range selection values.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OC4CS		OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS			
bit 7		00100					bit (			
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
							-			
bit 15	ADCTS4: Sa	mple Trigger P	TGO15 for AE	DC bit						
		es Trigger wher			executed					
	0 = Does not	generate Trigg	er when the b	roadcast com	mand is execute	ed				
bit 14		mple Trigger P								
		es Trigger wher				al				
bit 13					mand is execute	a				
DIL 13		mple Trigger P es Trigger wher			evecuted					
					mand is execute	ed				
bit 12		mple Trigger P								
	1 = Generate	es Trigger wher	the broadcas	t command is	executed					
					mand is execute	ed				
bit 11	-	ger/Synchroniz								
					ast command is broadcast con		ited			
bit 10	-	ger/Synchroniz								
					ast command is broadcast con		ited			
bit 9	IC2TSS: Trig	ger/Synchroniz	ation Source f	for IC2 bit						
					ast command is broadcast con		Ited			
bit 8	IC1TSS: Trig	ger/Synchroniz	ation Source f	for IC1 bit						
					ast command is broadcast con		ited			
bit 7		<ul> <li>Does not generate Trigger/Synchronization when the broadcast command is executed</li> <li>OC4CS: Clock Source for OC4 bit</li> </ul>								
	1 = Generate	es clock pulse v	when the broad			cuted				
bit 6		<ul> <li>0 = Does not generate clock pulse when the broadcast command is executed</li> <li>OC3CS: Clock Source for OC3 bit</li> </ul>								
	1 = Generate	es clock pulse v	when the broad		d is executed command is exe	cuted				
bit 5		ck Source for C	-							
		es clock pulse v		dcast comman	d is executed					
					command is exe	cuted				
	This register is rea PTGSTRT = 1).	ad-only when th	e PTG modul	e is executing	Step command	s (PTGEN = 1 ;	and			
	This register is on	ly used with the	PTGCTRL OI	PTION = 1111	Step command	l.				

# **REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER**<sup>(1,2)</sup>

#### REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)<sup>(1)</sup>
  - 1 = VIN+ input connects to internal CVREFIN voltage
  - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits<sup>(1)</sup>
  - 11 = VIN- input of comparator connects to OA3/AN6
    - 10 = VIN- input of comparator connects to OA2/AN0
  - 01 = VIN- input of comparator connects to OA1/AN3
  - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

# REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

bit 3 ABEN: AND Gate B Input Enable bit 1 = MBI is connected to AND gate 0 = MBI is not connected to AND gate bit 2 ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate 0 = Inverted MBI is not connected to AND gate bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to AND gate 0 = MAI is not connected to AND gate bit 0 AANEN: AND Gate A Input Inverted Enable bit 1 = Inverted MAI is connected to AND gate 0 = Inverted MAI is not connected to AND gate