

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I²C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFTLA Exposed Pad
Supplier Device Package	36-VTLA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc203t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Diagrams (Continued)



#### 4.2.5 X AND Y DATA SPACES

# The dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXXGP/MC20X devices.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

# 4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 4.3.1 KEY RESOURCES

- "Program Memory" (DS70613) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00		—	—				—			—		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	0E02		—	_		_		—			—		RA4	RA3	RA2	RA1	RA0	0000
LATA	0E04		—	—				—			—		LATA4	LATA3	LATA2	LA1TA1	LA0TA0	0000
ODCA	0E06		—	—				—			—		ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
CNENA	0E08		—	—				—			—		CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
CNPUA	0E0A		—	—				—			—		CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
CNPDA	0E0C		—	—				—			—		CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
ANSELA	0E0E	-	—	—			-	—		_	_		ANSA4	_	—	ANSA1	ANSA0	0013

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-60: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB	0E1E			_	-	—	—	—	ANSB8		_	—		ANSB3	ANSB2	ANSB1	ANSB0	010F

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions. which apply to dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices, and the DSP accumulator class of instructions, which apply to the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

#### 4.5.4 MAC INSTRUCTIONS (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X DEVICES ONLY)

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The Two-Source Operand Prefetch registers must be members of the set: {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- · Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

# 4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
FORCE <sup>(1)</sup>	—	—	_	_	—	—	—						
bit 15		·			·		bit 8						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0						
bit 7		•			·		bit 0						
Legend:		S = Settable b	oit										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown						
bit 15	FORCE: Forc	e DMA Transfe	er bit <sup>(1)</sup>										
	1 = Forces a	= Forces a single DMA transfer (Manual mode)											
	0 = Automati	c DMA transfer	initiation by D	MA request									
bit 14-8	Unimplemen	ted: Read as '	י)										
bit 7-0	IRQSEL<7:0>	-: DMA Periphe	eral IRQ Numl	ber Select bits									
	01000110 =	ECAN1 – TX D	ata Request <sup>(2</sup>	2)									
	00100110 =	IC4 – Input Caj	oture 4										
	00100101 =	IC3 – Input Ca	oture 3										
	00100010 =	ECAN1 – RX D	Data Ready(2)										
	00100001 = 3	SPIZ Transfer I	Jone NDT2 Transmi	ittor									
	00011111 =	UART2RX - U	ART2 Receive	ar									
	0001110 = 00011100 = 000011100 = 000011000 = 00000000	TMR5 – Timer	5										
	00011011 =	TMR4 – Timer4	1										
	00011010 =	OC4 – Output	Compare 4										
	00011001 =	OC3 – Output (	Compare 3										
	00001101 =	ADC1 – ADC1	Convert done	•									
	00001100 =	UART1TX – U/	ART1 Transm	itter									
	00001011 =	UART1RX – U	ART1 Receive	er									
	00001010 =	SPI1 – Transfe	r Done										
	00001000 =	TMR3 – Timera	3										
	00000111 =	100RZ - 100RZ	<u>Compore 2</u>										
	00000110 = 0	IC2 – Duipui V	oture 2										
	00000101 = 0	OC1 = Outout 0	Compare 1										
	00000001 =	IC1 – Input Ca	oture 1										
	00000000 =	INT0 – Externa	I Interrupt 0										

#### REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
  - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

# REGISTER 11-9: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				HOME1R<6:0	>						
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				INDX1R<6:0>	>						
bit 7							bit 0				
Legend:											
R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimpleme	ented: Read as '	0'								
bit 15 bit 14-8	HOME1R<6	5:0>: Assign QEI	0 1 HOME1 (H selection nun	OME1) to the C	Corresponding	RPn Pin bits					
	1111001 =	Input tied to RPI	121	,							
		Input tied to CM	D1								
	0000000 =	Input tied to Vss	;								
bit 7	Unimpleme	ented: Read as '	0'								
bit 6-0	IND1XR<6: (see Table 2	IND1XR<6:0>: Assign QEI1 INDEX1 (INDX1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)									
	1111001 =	Input tied to RPI	121	,							
	•										
	0000001 =	Input tied to CM	P1								
	0000000 =	Input tied to Vss									

# REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

	5444.0	D 44/ 0	<b>D</b> 444 0		D 44/ 0	D 444 0			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—				SYNCI1R<6:0	)>				
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—		—	—	—	_		
bit 7				-	•		bit 0		
Legend:									
R = Readable bit		W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown		
bit 15	Unimplemer	nted: Read as '0	)'						
bit 14-8	SYNCI1R<6: (see Table 11	• <b>0&gt;:</b> Assign PWI I-2 for input pin :	VI Synchroniz selection nur	zation Input 1 to nbers)	o the Correspon	ding RPn Pin b	its		
	1111001 <b>=  </b>	nput tied to RPI	121						
	•								
	•								
	0000001 = I	nout tied to CME	21						
	0000000 = 1	nput tied to Vss							
bit 7-0	Unimplemer	nted: Read as '0	)'						

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

r									
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32		
bit 15							bit 8		
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0		
OCTRIC	G TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0		
bit 7		bit							
r									
Legend:		HS = Hardwa	ire Settable bit						
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set	[	'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	FLTMD: Fault	Mode Select	bit						
	1 = Fault mo	de is maintain	ed until the Fa	ault source is r	removed; the c	orresponding	OCFLTx bit is		
	cleared in	n software and	a new PWM pe	eriod starts	loved and a po	N DWM poriod	etarte		
hit 14							Starts		
DIL 14	1 = PWM out	nut is driven h	iah on a Fault						
	0 = PWM out	put is driven lo	w on a Fault						
bit 13	FLTTRIEN: Fa	ault Output Sta	ate Select bit						
	1 = OCx pin i	s tri-stated on	a Fault conditio	on					
	0 = OCx pin I	/O state is def	ined by the FLT	OUT bit on a F	ault condition				
bit 12	OCINV: Outpu	ut Compare x I	nvert bit						
	1 = OCx outp	out is inverted	bo						
hit 11_9		ted: Read as '	0'						
bit 8	OC32. Casca	de Two OCx M	° Iodules Enable	hit (32-hit oper	ration)				
bit 0	1 = Cascade	module opera	tion is enabled		allony				
	0 = Cascade	module opera	tion is disabled						
bit 7	OCTRIG: Out	put Compare >	k Trigger/Sync S	Select bit					
	1 = Triggers ( 0 = Synchron	OCx from the s izes OCx with	source designat the source des	ted by the SYN	CSELx bits SYNCSELx bit	s			
bit 6	TRIGSTAT: Ti	mer Trigger St	atus bit	0 ,					
	1 = Timer sou	urce has been	triggered and is	s running					
	0 = Timer sou	urce has not be	een triggered a	nd is being held	d clear				
bit 5	OCTRIS: Out	put Compare x	Coutput Pin Dir	ection Select b	it				
	1 = OCx is tri	-stated							
		ompare x mod	ule drives the C	DCx pin					
Note 1:	Do not use the O	Cx module as i	its own Synchro	nization or Trig	ger source.				
2:	When the OCy module as a Trigg	odule is turned jer source, the	l OFF, it sends a OCy module m	a trigger out sig nust be unseled	gnal. If the OCx	module uses t source prior	he OCy to disabling it.		
3:	Each Output Com	ipare x module	e (OCx) has one	e PTG Trigger/S	Synchronization	n source. See <b>S</b>	Section 24.0		
	PTGO0 = OC1	Jei Generator			malion.				
	PTGO1 = OC2								
	PTGO2 = OC3								
	PTGO3 = OC4								

# REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

# 16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of Tcy/2 (7.14 ns at Fcy = 70MHz)
- Independent Fault and current-limit inputs for six PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

**Note:** In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNCO1 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

# 16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2 which are remappable using the PPS feature, FLT3 and FLT4 which are available only on the larger 44-pin and 64-pin packages, and FLT32 which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

# 16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>), regardless of the state of FLT32.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_				
bit 15	1		1		1		bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	BCH(")	BCL	BPHH	BPHL	BPLH	BPLL				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	: = Bit is unknown				
bit 15	PHR: PWMxH	Rising Edge	Trigger Enabl	e bit							
	$\perp$ = Rising edg 0 = Leading-E	ge of PyvivixH v Edge Blanking i	anores risina	edge of PWM	anking counter kH						
bit 14	PHF: PWMxH	Falling Edge	Trigger Enabl	e bit							
	1 = Falling ed	ge of PWMxH	will trigger Le	ading-Edge Bla	anking counter						
	0 = Leading-E	Edge Blanking i	gnores falling	g edge of PWM	хH						
bit 13	PLR: PWMxL	. Rising Edge T	rigger Enable	e bit oding Edgo Blo	nking countor						
	0 = Leading-E	Edge Blanking i	gnores rising	edge of PWM	kL						
bit 12	PLF: PWMxL	Falling Edge T	rigger Enable	e bit							
	1 = Falling ed	ge of PWMxL	will trigger Le	ading-Edge Bla	anking counter						
	0 = Leading-E	Edge Blanking i	gnores falling	g edge of PWM	xL						
bit 11	1 = Leading-F	-ault Input Lea Edge Blanking i	ding-Edge Bla	anking Enable	bit						
	0 = Leading-E	Edge Blanking i	s not applied	to selected Fa	ult input						
bit 10	CLLEBEN: C	urrent-Limit Le	ading-Edge E	Blanking Enable	e bit						
	1 = Leading-E	ding-Edge Blanking is applied to selected current-limit input									
hit 0.6	0 = Leading-E	tode Blanking I	s not applied	to selected cul	rrent-limit input						
bit 5	BCH Blankin	a in Selected F	J Blanking Sign	al High Enable	hit(1)						
bit 5	1 = State blan	kina (of curren	t-limit and/or	Fault input sigr	nals) when seled	ted blanking s	ianal is hiah				
	0 = No blankii	ng when select	ed blanking s	signal is high	,	5	0 0				
bit 4	BCL: Blanking	g in Selected B	lanking Signa	al Low Enable I	bit <sup>(1)</sup>						
	1 = State blan	iking (of curren	t-limit and/or	Fault input sigr	nals) when seled	cted blanking s	ignal is low				
bit 3	BPHH: Blanki	ing in PWMxH	High Enable	hit							
bit o	1 = State blan	iking (of curren	t-limit and/or	Fault input sigr	nals) when PWN	/IxH output is h	igh				
	0 <b>= No blanki</b>	ng when PWM	xH output is h	nigh			-				
bit 2	BPHL: Blanki	ng in PWMxH	Low Enable b	pit							
	1 = State blan 0 = No blankii	nking (of curren ng when PWM	t-limit and/or xH output is le	Fault input sigr ow	nals) when PWN	IxH output is lo	W				
bit 1	BPLH: Blanki	ng in PWMxL I	High Enable b	oit							
	1 = State blan 0 = No blankii	nking (of curren ng when PWM	t-limit and/or xL output is h	Fault input sigr igh	nals) when PWN	/IxL output is hi	igh				
bit 0	BPLL: Blanki	ng in PWMxL L	ow Enable b	it							
	1 = State blan	king (of curren	t-limit and/or	Fault input sigr	nals) when PWN	IxL output is lo	W				
	v = i N o diankii		x∟ output is io	JVV							

# REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

# REGISTER 17-1: QEI1CON: QEI1 CONTROL REGISTER (CONTINUED)

bit 6-4	<b>INTDIV&lt;2:0&gt;:</b> Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) <sup>(3)</sup>
	<pre>111 = 1:128 prescale value 110 = 1:64 prescale value 101 = 1:32 prescale value 100 = 1:16 prescale value 011 = 1:8 prescale value 010 = 1:4 prescale value 001 = 1:2 prescale value 000 = 1:1 prescale value</pre>
bit 3	<b>CNTPOL:</b> Position and Index Counter/Timer Direction Select bit
	<ul> <li>0 = Counter direction is positive unless modified by external up/down signal</li> </ul>
bit 2	GATEN: External Count Gate Enable bit
	<ul> <li>1 = External gate signal controls position counter operation</li> <li>0 = External gate signal does not affect position counter/timer operation</li> </ul>
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	<ul> <li>11 = Internal Timer mode with optional external count is selected</li> <li>10 = External clock count with optional external count is selected</li> <li>01 = External clock count with external up/down direction is selected</li> <li>00 = Quadrature Encoder Interface (x4 mode) Count mode is selected</li> </ul>
Note 1:	When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

- 2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

# REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	<b>STREN:</b> SCLx Clock Stretch Enable bit (when operating as I <sup>2</sup> C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	<ul> <li>1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence.</li> <li>0 = Acknowledge sequence is not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Enables Receive mode for I<sup>2</sup>C. Hardware is clear at the end of the eighth bit of the master receive data byte.</li> <li>a Receive acquirement in program.</li> </ul>
hit 2	0 = Receive sequence is not in progress
511 2	<ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.</li> <li>a Stop condition is not in processor.</li> </ul>
<b>h</b> :+ 4	0 = Stop condition is not in progress
DIT	RSEN: Repeated Start Condition Enable bit (when operating as I-C master)
	<ul> <li>Initiates Repeated Start condition on SDAx and SCLX pins. Hardware is clear at the end of the master Repeated Start sequence.</li> <li>0 = Repeated Start condition is not in progress</li> </ul>
bit 0	<b>SEN:</b> Start Condition Enable bit (when operating as $l^2C$ master)
	<ul> <li>1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence.</li> <li>0 = Start condition is not in progress</li> </ul>

**Note 1:** When performing master operations, ensure that the IPMIEN bit is set to '0'.

# REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	1 = Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I <sup>2</sup> C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADRC	—	—	SAMC4 <sup>(1)</sup>	SAMC3 <sup>(1)</sup>	SAMC2 <sup>(1)</sup>	SAMC1 <sup>(1)</sup>	SAMC0 <sup>(1)</sup>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADCS7(2	<sup>2)</sup> ADCS6 <sup>(2)</sup>	ADCS5 <sup>(2)</sup>	ADCS4 <sup>(2)</sup>	ADCS3 <sup>(2)</sup>	ADCS2 <sup>(2)</sup>	ADCS1 <sup>(2)</sup>	ADCS0 <sup>(2)</sup>	
bit 7							bit 0	
Legend:								
R = Reada		vv = vvritable t	DIT		nented bit, read			
-n = value	at POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	ared	x = Bit is unkr	nown	
bit 15	<pre>bit 15 ADRC: ADC1 Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock</pre>							
bit 14-13	Unimplement	ted: Read as '0	3					
bit 12-8	SAMC<4:0>:	Auto-Sample T	ime bits <sup>(1)</sup>					
	11111 = 31 TAD • • • • • • • • • • • • •							
hit 7 0	00000 = 0 IA		ion Clock Colo	at hita(2)				
Dit 7-0 ADCS<7:0>: ADC1 Conversion Clock Select Dits <sup>(2)</sup> 11111111 = TP • (ADCS<7:0> + 1) = TP • 256 = TAD • • • • • • • • • • • • •								
Note 1: 2:	This bit is only use This bit is not used	d if SSRC<2:0> if ADRC (AD10	· (AD1CON1< CON3<15>) =	7:5>) = 111 ar 1.	nd SSRCG (AD	1CON1<4>) =	0.	

#### REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles <sup>(2)</sup>	Status Flags Affected
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
	MUL.UU Wb,Ws,Wnd		Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
1		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Base Instr #	Assembly Mnemonic	/ Assembly Syntax		Description	# of Words	# of Cycles <sup>(2)</sup>	Status Flags Affected
53	NEG	NEG	Acc(1)	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo()	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo\''	Store Rounded Accumulator	1	1	None
69	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
10	SEIM	SEIM	I		1	1	None
		SEIM	WREG		1	1	None
71	SFTAC	SETM	ws Acc,Wn <sup>(1)</sup>	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB,
		SFTAC	Acc,#Slit6 <sup>(1)</sup>	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB,

# TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

DC CHARACTERISTICS			Standa (unless Operat	rd Oper s otherw ing temp	rating Co vise stat perature	ondition ed) -40°C -40°C	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO10	Vol	Output Low Voltage 4x Sink Driver Pins <sup>(2)</sup>		—	0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le Ta \le +85^{\circ}\text{C}$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < Ta \le +125^{\circ}\text{C}$
		Output Low Voltage 8x Sink Driver Pins <sup>(3)</sup>		—	0.4	V	
DO20	Vон	Output High Voltage 4x Source Driver Pins <sup>(2)</sup>	2.4	_	_	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$
		Output High Voltage 8x Source Driver Pins <sup>(3)</sup>	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$
DO20A	Voн1	Output High Voltage	1.5 <sup>(1)</sup>	_		V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		4x Source Driver Pins	2.0 <sup>(1)</sup>	_			$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
			3.0(1)	—	—		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		Output High Voltage	1.5 <sup>(1)</sup>	_		V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
		8x Source Driver Pins	2.0 <sup>(1)</sup>	—	_		$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
			3.0(1)	—	—		$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$

# TABLE 30-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<7:15> and RC3
 For 64-pin devices: RA4, RA9, RB<7:15>, RC3 and RC15

# TABLE 30-13: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. <sup>(2)</sup>	Тур.	Max.	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.65	_	2.95	V	VDD (Notes 2 and 3)

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance.

**2:** Parameters are for design guidance only and are not tested in manufacturing.

3: The VBOR specification is relative to VDD.



#### FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

# Revision E (April 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-4:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 512-Kbyte Flash and 48-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	The following 512-Kbyte devices were added to the General Purpose Families table (see Table 1): PIC24EP512GP202 PIC24EP512GP204 PIC24EP512GP206 dsPIC33EP512GP502 dsPIC33EP512GP506 The following 512-Kbyte devices were added to the Motor Control Families table (see Table 2): PIC24EP512MC202 PIC24EP512MC204 PIC24EP512MC206 dsPIC33EP512MC202 dsPIC33EP512MC202 dsPIC33EP512MC204 dsPIC33EP512MC206 dsPIC33EP512MC206 dsPIC33EP512MC506
Section 4.0 "Memory Organization"	Added a Program Memory Map for the new 512-Kbyte devices (see Figure 4-4). Added a Data Memory Map for the new dsPIC 512-Kbyte devices (see Figure 4-11). Added a Data Memory Map for the new PIC24 512-Kbyte devices (see Figure 4-16).
Section 7.0 "Interrupt Controller"	Updated the VECNUM bits in the INTTREG register (see Register 7-7).
Section 11.0 "I/O Ports"	Added tip 6 to Section 11.5 "I/O Helpful Tips".
Section 27.0 "Special Features"	<ul> <li>The following modifications were made to the Configuration Byte Register Map (see Table 27-1):</li> <li>Added the column Device Memory Size (Kbytes)</li> <li>Removed Notes 1 through 4</li> <li>Added addresses for the new 512-Kbyte devices</li> </ul>
Section 30.0 "Electrical Characteristics"	Updated the Minimum value for Parameter DC10 (see Table 30-4). Added Power-Down Current (Ipd) parameters for the new 512-Kbyte devices (see Table 30-8). Updated the Minimum value for Parameter CM34 (see Table 30-53). Updated the Minimum and Maximum values and the Conditions for parameter SY12 (see Table 30-22).

TyCON (Timer3 and Timer5 Control)	211
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
VEL1CNT (Velocity Counter 1)	
Resets	123
Brown-out Reset (BOR)	123
Configuration Mismatch Reset (CM)	123
Illegal Condition Reset (IOPUWR)	123
Illegal Opcode	123
Security	123
Uninitialized W Register	123
Master Clear (MCLR) Pin Reset	123
Power-on Reset (POR)	123
RESET Instruction (SWR)	123
Resources	124
Trap Conflict Reset (TRAPR)	123
Watchdog Timer Time-out Reset (WDTO)	123
Resources Required for Digital PFC	32, 34
Revision History	507

# S

Serial Peripheral Interface (SPI)	
Software Stack Pointer (SSP)	
Special Features of the CPU	
SPI	
Control Registers	
Helpful Tips	
Resources	

# т

Temperature and Voltage Specifications	1
Thermal Operating Conditions 402	, ,
Thermal Packaging Characteristics 402	-
Timer1 201	3
Control Register 205	5
Resources	1
Timer2/3 and Timer4/5207	7
Control Registers	)
Resources 209	)
Timing Diagrams	
10-Bit ADC Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000,	
SSRCG = 0)	1
10-Bit ADC Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,	
SSRCG = 0, SAMC<4:0> = 00010)464	ŧ
12-Bit ADC Conversion (ASAM = 0,	
SSRC<2:0> = 000, SSRCG = 0)462	2
BOR and Master Clear Reset416	3
ECANx I/O454	1
External Clock414	1
High-Speed PWMx Fault422	2
High-Speed PWMx Module422	2
I/O Characteristics416	3
I2Cx Bus Data (Master Mode)450	)
I2Cx Bus Data (Slave Mode)452	2
I2Cx Bus Start/Stop Bits (Master Mode)	)
I2Cx Bus Start/Stop Bits (Slave Mode)452	2

Input Capture x (ICx)	. 420
OCx/PWMx	. 421
Output Compare x (OCx)	. 421
QEA/QEB Input	. 424
QEI Module Index Pulse	. 425
SPI1 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 441
SPI1 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 440
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	. 438
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 439
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 448
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 446
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 442
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	. 444
SPI2 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 429
SPI2 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 428
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	426
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 427
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 436
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 434
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 430
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	432
Timer1-Timer5 External Clock	. 418
TimerQ (QEI Module) External Clock	423
UARTx I/O	. 454

# U

Universal Asynchronous Receiver	
Transmitter (UART)	. 281
Control Registers	. 283
Helpful Tips	. 282
Resources	. 282
User ID Words	. 384
V	
Voltage Regulator (On-Chip)	. 384

# w

Watchdog Timer (WDT)	379, 385
Programming Considerations	385
WWW Address	524
WWW, On-Line Support	23