

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFl

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART                            |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT                   |
| Number of I/O              | 35  |
| Program Memory Size        | 64KB (22K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                |   |
| RAM Size                   | 4K x 16   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 9x10b/12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-VQFN Exposed Pad   |
| Supplier Device Package    | 44-QFN (8x8)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc204-i-ml |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS AND MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual", which is available from the Microchip web site (www.microchip.com)
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")
• VCAP

(see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")

- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for the ADC module is implemented

Note: The AVDD and AVSS pins must be connected, independent of the ADC voltage reference source.


## 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.


Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

### FIGURE 2-5: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER








### REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

| bit 2 | SFA: Stack Frame Active Status bit  |
|-------|---|
|       | 1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and |
|       | DSWPAG values   |
|       | 0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space              |
| hit 1 | PND: Dounding Mode Select hit(1)  |

- bit 1 **RND:** Rounding Mode Select bit<sup>(1)</sup>
  - 1 = Biased (conventional) rounding is enabled
  - 0 = Unbiased (convergent) rounding is enabled

bit 0 IF: Integer or Fractional Multiplier Mode Select bit<sup>(1)</sup> 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply

- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.
  - **2:** This bit is always read as '0'.
  - 3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.





| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13     | Bit 12        | Bit 11 | Bit 10 | Bit 9          | Bit 8  | Bit 7 | Bit 6  | Bit 5           | Bit 4         | Bit 3  | Bit 2    | Bit 1        | Bit 0   | All<br>Reset |
|--------------|-------|--------|--------|------------|---------------|--------|--------|----------------|--------|-------|--------|-----------------|---------------|--------|----------|--------------|---------|--------------|
| IFS0         | 0800  | _      | DMA1IF | AD1IF      | U1TXIF        | U1RXIF | SPI1IF | SPI1EIF        | T3IF   | T2IF  | OC2IF  | IC2IF           | DMA0IF        | T1IF   | OC1IF    | IC1IF        | INTOIF  | 0000         |
| IFS1         | 0802  | U2TXIF | U2RXIF | INT2IF     | T5IF          | T4IF   | OC4IF  | OC3IF          | DMA2IF | _     | _      | _               | INT1IF        | CNIF   | CMIF     | MI2C1IF      | SI2C1IF | 0000         |
| IFS2         | 0804  | _      | _      | _          | _             |        |        |                | _      | _     | IC4IF  | IC3IF           | DMA3IF        | C1IF   | C1RXIF   | SPI2IF       | SPI2EIF | 0000         |
| IFS3         | 0806  | _      | _      | _          | _             |        | QEI1IF | PSEMIF         | _      | _     | _      | _               | _             | _      | MI2C2IF  | SI2C2IF      | _       | 0000         |
| IFS4         | 0808  | _      | _      | CTMUIF     |               |        |        |                | _      | _     | C1TXIF | _               | _             | CRCIF  | U2EIF    | U1EIF        |         | 0000         |
| IFS5         | 080A  | PWM2IF | PWM1IF | _          |               |        |        |                | _      | _     | _      | _               | _             | _      | _        | _            |         | 0000         |
| IFS6         | 080C  | _      | _      | _          |               |        |        |                | _      | _     | _      | _               | _             | _      | _        | _            | PWM3IF  | 0000         |
| IFS8         | 0810  | JTAGIF | ICDIF  | _          |               |        |        |                | _      | _     | _      | _               | _             | _      | _        | _            |         | 0000         |
| IFS9         | 0812  | _      | —      | _          | _             | _      |        |                | _      | _     | PTG3IF | PTG2IF          | PTG1IF        | PTG0IF | PTGWDTIF | PTGSTEPIF    |         | 0000         |
| IEC0         | 0820  | _      | DMA1IE | AD1IE      | <b>U1TXIE</b> | U1RXIE | SPI1IE | SPI1EIE        | T3IE   | T2IE  | OC2IE  | IC2IE           | DMA0IE        | T1IE   | OC1IE    | IC1IE        | INTOIE  | 0000         |
| IEC1         | 0822  | U2TXIE | U2RXIE | INT2IE     | T5IE          | T4IE   | OC4IE  | OC3IE          | DMA2IE | —     | _      | —               | INT1IE        | CNIE   | CMIE     | MI2C1IE      | SI2C1IE | 0000         |
| IEC2         | 0824  | _      | _      | _          | _             | _      |        | _              | _      | _     | IC4IE  | IC3IE           | <b>DMA3IE</b> | C1IE   | C1RXIE   | SPI2IE       | SPI2EIE | 0000         |
| IEC3         | 0826  | _      | _      | _          | _             | _      | QEI1IE | PSEMIE         | _      | _     | _      | _               | _             | _      | MI2C2IE  | SI2C2IE      | _       | 0000         |
| IEC4         | 0828  | _      | _      | CTMUIE     | _             |        |        | _              | _      | _     | C1TXIE | _               | _             | CRCIE  | U2EIE    | U1EIE        | _       | 0000         |
| IEC5         | 082A  | PWM2IE | PWM1IE | _          | _             | _      |        | _              | _      | _     | _      | _               | _             | _      | _        | _            | _       | 0000         |
| IEC6         | 082C  | _      | _      | _          | _             | _      |        | _              | _      | _     | _      | _               | _             | _      | _        | _            | PWM3IE  | 0000         |
| IEC7         | 082E  | _      | _      | _          | _             | _      |        | _              | _      | _     | _      | _               | _             | _      | _        | _            | _       | 0000         |
| IEC8         | 0830  | JTAGIE | ICDIE  | _          | _             | _      |        | _              | _      | _     | _      | _               | _             | _      | _        | _            | _       | 0000         |
| IEC9         | 0832  | _      | _      | _          | _             | _      |        | _              | _      | _     | PTG3IE | PTG2IE          | PTG1IE        | PTG0IE | PTGWDTIE | PTGSTEPIE    | _       | 0000         |
| IPC0         | 0840  | _      |        | T1IP<2:0>  |               | _      |        | OC1IP<2:0      | >      | _     |        | IC1IP<2:0>      |               | _      |          | INT0IP<2:0>  |         | 4444         |
| IPC1         | 0842  | _      |        | T2IP<2:0>  |               | _      |        | OC2IP<2:0      | >      | _     |        | IC2IP<2:0>      |               | _      | [        | DMA0IP<2:0>  |         | 4444         |
| IPC2         | 0844  | _      | l      | J1RXIP<2:0 | >             | _      |        | SPI1IP<2:0     | )>     | _     |        | SPI1EIP<2:0     | >             |        |          | T3IP<2:0>    |         | 4444         |
| IPC3         | 0846  | _      | _      | _          | _             | _      | C      | MA1IP<2:       | 0>     | _     |        | AD1IP<2:0>      |               |        |          | U1TXIP<2:0>  |         | 0444         |
| IPC4         | 0848  | _      |        | CNIP<2:0>  |               | _      |        | CMIP<2:0       | >      | _     |        | MI2C1IP<2:0     | >             |        | 5        | SI2C1IP<2:0> |         | 4444         |
| IPC5         | 084A  | _      | _      | _          | _             | _      |        | _              | _      | _     | _      | _               | _             |        |          | INT1IP<2:0>  |         | 0004         |
| IPC6         | 084C  | _      |        | T4IP<2:0>  |               | _      |        | OC4IP<2:0      | >      | _     |        | OC3IP<2:0>      |               |        | [        | DMA2IP<2:0>  |         | 4444         |
| IPC7         | 084E  | _      | 1      | U2TXIP<2:0 | >             | _      | ι      | J2RXIP<2:      | 0>     | _     |        | INT2IP<2:0>     |               |        |          | T5IP<2:0>    |         | 4444         |
| IPC8         | 0850  | _      |        | C1IP<2:0>  |               | _      | C      | 2:<br>2:<br>2: | 0>     | _     |        | SPI2IP<2:0>     |               |        | 5        | SPI2EIP<2:0> |         | 4444         |
| IPC9         | 0852  | _      | _      | _          | _             | _      |        | IC4IP<2:0      | >      | _     |        | IC3IP<2:0>      |               |        | [        | DMA3IP<2:0>  |         | 0444         |
| IPC12        | 0858  | _      | _      | _          | _             | _      | N      | 112C2IP<2:     | 0>     | _     |        | SI2C2IP<2:0     | >             | _      | _        | _            | _       | 0440         |
| IPC14        | 085C  | _      | _      | _          | _             | _      | (      | QEI1IP<2:(     | )>     | _     |        | PSEMIP<2:0      | >             | _      | _        | _            | _       | 0440         |
| IPC16        | 0860  | _      |        | CRCIP<2:0  | >             | _      |        | U2EIP<2:0      |        | _     |        | U1EIP<2:0>      |               | _      | <u> </u> | _            | _       | 4440         |
| IPC17        | 0862  | _      | _      | _          | _             | _      |        | C1TXIP<2:      |        | _     | _      | _               | —             | _      | _        | _            | _       | 0400         |
| IPC19        | 0866  | _      | _      |            | _             | _      |        |                |        |       |        | L<br>CTMUIP<2:0 | >             |        | <u> </u> | _            | _       | 0040         |

### TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

DS70000657H-page 73

### TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8  | Bit 7 | Bit 6  | Bit 5  | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|--------|--------|-------|-------|-------|-------|-------|---------------|
| TRISD        | 0E30  | _      | _      | _      |        | _      | _      | _     | TRISD8 |       | TRISD6 | TRISD5 |       |       |       |       | _     | 0160          |
| PORTD        | 0E32  | _      | _      |        | _      | _      | _      |       | RD8    | —     | RD6    | RD5    | —     | _     | _     | _     |       | xxxx          |
| LATD         | 0E34  | _      | _      |        | _      | _      | _      |       | LATD8  | —     | LATD6  | LATD5  | —     | _     | _     | _     |       | xxxx          |
| ODCD         | 0E36  | _      |        |        | -      |        |        |       | ODCD8  | —     | ODCD6  | ODCD5  | —     | _     | _     | _     |       | 0000          |
| CNEND        | 0E38  | _      |        |        | -      |        |        |       | CNIED8 | —     | CNIED6 | CNIED5 | —     | _     | _     | _     |       | 0000          |
| CNPUD        | 0E3A  | _      | _      |        | _      | _      | _      |       | CNPUD8 | —     | CNPUD6 | CNPUD5 | —     | _     | _     | _     |       | 0000          |
| CNPDD        | 0E3C  | _      | _      |        | _      | _      | _      |       | CNPDD8 | —     | CNPDD6 | CNPDD5 | —     | _     | _     | _     |       | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File<br>Name | Addr. | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|-------|---------|---------|---------|---------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| TRISE        | 0E40  | TRISE15 | TRISE14 | TRISE13 | TRISE12 | —      | _      | _     | —     | _     |       | -     | —     | —     | _     | —     |       | F000          |
| PORTE        | 0E42  | RE15    | RE14    | RE13    | RE12    | _      | —      | —     | —     | -     | —     | —     | _     | —     | —     | —     | —     | xxxx          |
| LATE         | 0E44  | LATE15  | LATE14  | LATE13  | LATE12  | _      | _      |       | —     | _     | _     |       | _     | —     | -     | —     | _     | xxxx          |
| ODCE         | 0E46  | ODCE15  | ODCE14  | ODCE13  | ODCE12  | —      | -      | -     | -     |       |       | -     | —     | —     | _     | _     | -     | 0000          |
| CNENE        | 0E48  | CNIEE15 | CNIEE14 | CNIEE13 | CNIEE12 | _      | —      | —     | —     | -     | —     | —     | _     | —     | —     | —     | —     | 0000          |
| CNPUE        | 0E4A  | CNPUE15 | CNPUE14 | CNPUE13 | CNPUE12 | _      | _      |       | —     | _     | _     |       | _     | —     | -     | —     | _     | 0000          |
| CNPDE        | 0E4C  | CNPDE15 | CNPDE14 | CNPDE13 | CNPDE12 | _      | _      | _     | _     | -     | _     | —     | _     | —     | _     | _     | _     | 0000          |
| ANSELE       | 0E4E  | ANSE15  | ANSE14  | ANSE13  | ANSE12  |        | —      | _     | —     | _     | _     | _     |       |       | _     |       | _     | F000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1  | Bit 0  | All<br>Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|---------------|
| TRISF        | 0E50  | —      | -      | —      |        | —      |        | —     | -     | -     | —     | -     | -     | —     | -     | TRISF1 | TRISF0 | 0003          |
| PORTF        | 0E52  | —      | —      | _      | —      | —      | —      | —     | _     | —     | —     | —     | —     | —     | —     | RF1    | RF0    | xxxx          |
| LATF         | 0E54  | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | LATF1  | LATF0  | xxxx          |
| ODCF         | 0E56  | _      | -      | _      | -      | —      | -      | —     |       |       | —     |       |       | _     | -     | ODCF1  | ODCF0  | 0000          |
| CNENF        | 0E58  |        | —      | -      |        | —      | -      | _     | -     | -     | —     | -     | -     | —     | -     | CNIEF1 | CNIEF0 | 0000          |
| CNPUF        | 0E5A  | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | CNPUF1 | CNPUF0 | 0000          |
| CNPDF        | 0E5C  | _      | _      | _      | _      | -      |        | _     | _     | _     | _     | _     | _     | _     | -     | CNPDF1 | CNPDF0 | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### **10.0 POWER-SAVING FEATURES**

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

| PWRSAV | #SLEEP_MODE | ; | Put | the | device | into | Sleep mode |  |
|--------|-------------|---|-----|-----|--------|------|------------|--|
| PWRSAV | #IDLE_MODE  | ; | Put | the | device | into | Idle mode  |  |

### 10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

### 10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.


Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

# 12.2 Timer1 Control Register


| R/W-0              | U-0                                  | R/W-0                             | U-0                       | U-0              | U-0                      | U-0                | U-0                |
|--------------------|--------------------------------------|-----------------------------------|---------------------------|------------------|--------------------------|--------------------|--------------------|
| TON <sup>(1)</sup> | —                                    | TSIDL                             | —                         | _                | —                        | _                  | _                  |
| bit 15             |                                      |                                   |                           |                  |                          |                    | bit 8              |
|                    |                                      |                                   |                           |                  |                          |                    |                    |
| U-0                | R/W-0                                | R/W-0                             | R/W-0                     | U-0              | R/W-0                    | R/W-0              | U-0                |
|                    | TGATE                                | TCKPS1                            | TCKPS0                    | _                | TSYNC <sup>(1)</sup>     | TCS <sup>(1)</sup> |                    |
| bit 7              |                                      |                                   |                           |                  |                          |                    | bit (              |
| Legend:            |                                      |                                   |                           |                  |                          |                    |                    |
| R = Readable       | e bit                                | W = Writable                      | bit                       | U = Unimplei     | mented bit, read         | l as '0'           |                    |
| -n = Value at      | POR                                  | '1' = Bit is set                  |                           | '0' = Bit is cle | ared                     | x = Bit is unkno   | own                |
|                    |                                      | o                                 |                           |                  |                          |                    |                    |
| bit 15             | <b>TON:</b> Timer1<br>1 = Starts 16- |                                   |                           |                  |                          |                    |                    |
|                    | 0 = Stops 16-                        |                                   |                           |                  |                          |                    |                    |
| bit 14             | Unimplemen                           | ted: Read as '                    | 0'                        |                  |                          |                    |                    |
| bit 13             | TSIDL: Timer                         | 1 Stop in Idle N                  | /lode bit                 |                  |                          |                    |                    |
|                    |                                      | ues module op                     |                           |                  | ldle mode                |                    |                    |
|                    |                                      | s module opera                    |                           | ode              |                          |                    |                    |
| bit 12-7           | -                                    | ted: Read as '                    |                           |                  |                          |                    |                    |
| bit 6              |                                      | r1 Gated Time                     | Accumulation              | h Enable bit     |                          |                    |                    |
|                    | When TCS =<br>This bit is igno       |                                   |                           |                  |                          |                    |                    |
|                    | When TCS =                           |                                   |                           |                  |                          |                    |                    |
|                    |                                      | e accumulatio                     |                           |                  |                          |                    |                    |
|                    |                                      | e accumulatio                     |                           | 0.1.1.1.1.1      |                          |                    |                    |
| bit 5-4            |                                      | : Timer1 Input                    | Clock Prescal             | e Select bits    |                          |                    |                    |
|                    | 11 = 1:256<br>10 = 1:64              |                                   |                           |                  |                          |                    |                    |
|                    | 01 = 1:8                             |                                   |                           |                  |                          |                    |                    |
|                    | 00 = 1:1                             |                                   |                           |                  |                          |                    |                    |
| bit 3              | -                                    | ted: Read as '                    |                           |                  |                          |                    |                    |
| bit 2              |                                      | er1 External Clo                  | ock Input Synd            | chronization S   | elect bit <sup>(1)</sup> |                    |                    |
|                    | When TCS =                           |                                   |                           |                  |                          |                    |                    |
|                    |                                      | izes external c<br>synchronize e> |                           | nut              |                          |                    |                    |
|                    | When TCS =                           | •                                 |                           | iput             |                          |                    |                    |
|                    | This bit is igno                     |                                   |                           |                  |                          |                    |                    |
| bit 1              | TCS: Timer1                          | Clock Source S                    | Select bit <sup>(1)</sup> |                  |                          |                    |                    |
|                    | 1 = External c<br>0 = Internal cl    | clock is from pi<br>ock (FP)      | n, T1CK (on th            | ne rising edge)  | •                        |                    |                    |
| bit 0              | Unimplemen                           | ted: Read as '                    | 0'                        |                  |                          |                    |                    |
|                    | nen Timer1 is er<br>empts by user s  |                                   |                           |                  |                          | SYNC = 1, TON      | <b>\ =</b> 1), any |

### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

© 2011-2013 Microchip Technology Inc.



### FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)



# FIGURE 13-1:TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)

# 16.3 PWMx Control Registers

### REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

| R/W-0  | U-0 | R/W-0  | HS/HC-0 | R/W-0 | R/W-0               | R/W-0                  | R/W-0                  |
|--------|-----|--------|---------|-------|---------------------|------------------------|------------------------|
| PTEN   | —   | PTSIDL | SESTAT  | SEIEN | EIPU <sup>(1)</sup> | SYNCPOL <sup>(1)</sup> | SYNCOEN <sup>(1)</sup> |
| bit 15 |     |        |         |       |                     |                        | bit 8                  |

| R/W-0                 | R/W-0                   | R/W-0                   | R/W-0                   | R/W-0                  | R/W-0                  | R/W-0                  | R/W-0                  |
|-----------------------|-------------------------|-------------------------|-------------------------|------------------------|------------------------|------------------------|------------------------|
| SYNCEN <sup>(1)</sup> | SYNCSRC2 <sup>(1)</sup> | SYNCSRC1 <sup>(1)</sup> | SYNCSRC0 <sup>(1)</sup> | SEVTPS3 <sup>(1)</sup> | SEVTPS2 <sup>(1)</sup> | SEVTPS1 <sup>(1)</sup> | SEVTPS0 <sup>(1)</sup> |
| bit 7                 | •                       |                         |                         |                        |                        |                        | bit 0                  |

| Legend:           | HC = Hardware Clearable bit | HS = Hardware Settable bit | t                  |
|-------------------|-----------------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, re  | ad as '0'          |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared       | x = Bit is unknown |

| bit 15  | PTEN: PWMx Module Enable bit  |
|---------|---|
|         | <ul> <li>1 = PWMx module is enabled</li> <li>0 = PWMx module is disabled</li> </ul>   |
| bit 14  | Unimplemented: Read as '0'  |
| bit 13  | PTSIDL: PWMx Time Base Stop in Idle Mode bit  |
|         | <ul> <li>1 = PWMx time base halts in CPU Idle mode</li> <li>0 = PWMx time base runs in CPU Idle mode</li> </ul>   |
| bit 12  | SESTAT: Special Event Interrupt Status bit  |
|         | <ul> <li>1 = Special event interrupt is pending</li> <li>0 = Special event interrupt is not pending</li> </ul>  |
| bit 11  | SEIEN: Special Event Interrupt Enable bit   |
|         | 1 = Special event interrupt is enabled  |
|         | 0 = Special event interrupt is disabled   |
| bit 10  | EIPU: Enable Immediate Period Updates bit <sup>(1)</sup>  |
|         | <ul> <li>1 = Active Period register is updated immediately</li> <li>0 = Active Period register updates occur on PWMx cycle boundaries</li> </ul>        |
| bit 9   | SYNCPOL: Synchronize Input and Output Polarity bit <sup>(1)</sup>   |
|         | 1 = SYNCI1/SYNCO1 polarity is inverted (active-low)   |
|         | 0 = SYNCI1/SYNCO1 is active-high  |
| bit 8   | SYNCOEN: Primary Time Base Sync Enable bit <sup>(1)</sup>   |
|         | 1 = SYNCO1 output is enabled  |
| L:1 7   | 0 = SYNCO1 output is disabled   |
| bit 7   | SYNCEN: External Time Base Synchronization Enable bit <sup>(1)</sup>  |
|         | <ul> <li>1 = External synchronization of primary time base is enabled</li> <li>0 = External synchronization of primary time base is disabled</li> </ul> |
|         |   |
| Note 1: | These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user   |
|         | application must program the period register with a value that is slightly larger than the expected period of   |

the external synchronization input signal.

2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0                | U-0  | U-0  | U-0   | R/W-0   | R/W-0            | R/W-0             | R/W-0         |
|--------------------|--|--|---|---|------------------|-------------------|---------------|
| _                  |  |  | _   | BLANKSEL3   | BLANKSEL2        | BLANKSEL1         | BLANKSEL      |
| bit 15             |  |  |   |   |                  |                   | bit           |
| U-0                | U-0  | R/W-0  | R/W-0   | R/W-0   | R/W-0            | R/W-0             | R/W-0         |
| _                  |  | CHOPSEL3   | CHOPSEL2  | CHOPSEL1  | CHOPSEL0         | CHOPHEN           | CHOPLEN       |
| bit 7              |  |  |   |   |                  | onornen           | bit           |
|                    |  |  |   |   |                  |                   |               |
| Legend:            |  |  | L:4   |   | anted bit read   | (0)               |               |
| R = Readab         |  | W = Writable   |   | -   | ented bit, read  |                   |               |
| -n = Value a       | at POR   | '1' = Bit is set   |   | '0' = Bit is clea   | rea              | x = Bit is unkr   | IOWI          |
| bit 15-12          | Unimplemen   | ted: Read as '   | o'  |   |                  |                   |               |
| bit 11-8           | BLANKSEL<  | <b>3:0&gt;:</b> PWMx S   | tate Blank Sou  | urce Select bits  |                  |                   |               |
|                    | BCH and BCI  | L bits in the LEI  |   |   | and/or Fault inp | out signals (if e | nabled via th |
|                    | 1001 <b>= Rese</b>   | rved   |   |   |                  |                   |               |
|                    |  |  |   |   |                  |                   |               |
|                    | •  |  |   |   |                  |                   |               |
|                    | •<br>•   |  |   |   |                  |                   |               |
|                    | 0010 = PWM<br>0001 = PWM   | I3H selected as<br>I2H selected as<br>I1H selected as  | state blank so  | ource   |                  |                   |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking  | state blank so<br>state blank so  | ource   |                  |                   |               |
| bit 7-6            | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '   | state blank so<br>state blank so<br>o'  | burce<br>burce  |                  |                   |               |
| bit 7-6<br>bit 5-2 | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3  | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '(<br>I:0>: PWMx Ch   | state blank so<br>state blank so<br>o'<br>op Clock Sour   | burce<br>burce<br>rce Select bits   |                  |                   |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3  | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3:0>: PWMx Ch<br>signal will enab  | state blank so<br>state blank so<br>o'<br>op Clock Sour   | burce<br>burce<br>rce Select bits   | elected PWMx o   | outputs.          |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected  | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3:0>: PWMx Ch<br>signal will enab  | state blank so<br>state blank so<br>o'<br>op Clock Sour   | burce<br>burce<br>rce Select bits   | elected PWMx o   | putputs.          |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected  | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3:0>: PWMx Ch<br>signal will enab  | state blank so<br>state blank so<br>o'<br>op Clock Sour   | burce<br>burce<br>rce Select bits   | elected PWMx o   | outputs.          |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3:0>: PWMx Ch<br>signal will enab<br>rved  | state blank so<br>state blank so<br>o'<br>op Clock Sour   | burce<br>burce<br>rce Select bits   | elected PWMx o   | putputs.          |               |
|                    | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese<br>•<br>•<br>•<br>•<br>0100 = Rese<br>0011 = PWM<br>0010 = PWM                            | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3H selected as<br>I2H selected as<br>I2H selected as   | state blank so<br>state blank so<br>op Clock Sour<br>ole and disable<br>CHOP clock s<br>CHOP clock s<br>CHOP clock s  | source<br>source  |                  | putputs.          |               |
| bit 5-2            | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese<br>•<br>•<br>•<br>0100 = Rese<br>0011 = PWM<br>0010 = PWM<br>0001 = PWM                   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3H selected as<br>I2H selected as<br>I2H selected as<br>I1H selected as<br>I2H selected as   | state blank so<br>state blank so<br>op Clock Sour-<br>ole and disable<br>cHOP clock so<br>cHOP clock so<br>cHOP clock so<br>cHOP clock so   | ource<br>ource<br>rce Select bits<br>e (CHOP) the se<br>source<br>source<br>source<br>CHOP clock so |                  | outputs.          |               |
| bit 5-2            | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3H selected as<br>I2H selected as<br>I3H selected as | <ul> <li>state blank so</li> <li>state blank so</li> <li>op Clock Sour</li> <li>chOP clock so</li> <li>chopping Enso</li> <li>on is enabled</li> </ul>  | ource<br>ource<br>rce Select bits<br>e (CHOP) the se<br>source<br>source<br>source<br>CHOP clock so |                  | outputs.          |               |
| bit 5-2<br>bit 1   | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3H selected as<br>I2H selected as | CHOP clock so<br>CHOP clock so<br>Chopping En | source<br>source<br>source<br>source<br>source<br>source<br>CHOP clock so<br>able bit               |                  | putputs.          |               |
| bit 5-2            | 0011 = PWM<br>0010 = PWM<br>0001 = PWM<br>0000 = No st<br>Unimplemen<br>CHOPSEL<3<br>The selected<br>1001 = Rese   | I3H selected as<br>I2H selected as<br>I1H selected as<br>ate blanking<br>Ited: Read as '0<br>I3H selected as<br>I2H selected as<br>I3H selected as | CHOP clock so<br>CHOP clock so<br>Chopping Ena   | source<br>source<br>source<br>source<br>source<br>source<br>CHOP clock so<br>able bit               |                  | outputs.          |               |

# REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

# 18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola<sup>®</sup> SPI and SIOP interfaces.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See **Section 30.0** "**Electrical Characteristics**" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.

### REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 5   | ABAUD: Auto-Baud Enable bit   |
|---------|---|
|         | <ul> <li>1 = Enables baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion</li> <li>0 = Baud rate measurement is disabled or completed</li> </ul> |
| bit 4   | URXINV: UARTx Receive Polarity Inversion bit  |
|         | 1 = UxRX Idle state is '0'<br>0 = UxRX Idle state is '1'  |
| bit 3   | BRGH: High Baud Rate Enable bit   |
|         | <ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>  |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits  |
|         | <ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>   |
| bit 0   | STSEL: Stop Bit Selection bit   |
|         | 1 = Two Stop bits<br>0 = One Stop bit   |
|         | Refer to the " <b>UART</b> " (DS70582) section in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UARTx module for receive or transmit operation.   |

- 2: This feature is only available for the 16x BRG mode (BRGH = 0).
- 3: This feature is only available on 44-pin and 64-pin devices.
- 4: This feature is only available on 64-pin devices.


### 25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

### 25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

### FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

| File<br>Name | Address          | Device<br>Memory<br>Size<br>(Kbytes) | Bits 23-8 | Bit 7                   | Bit 6                  | Bit 5    | Bit 4                   | Bit 3                   | Bit 2      | Bit 1  | Bit 0  |
|--------------|------------------|--------------------------------------|-----------|-------------------------|------------------------|----------|-------------------------|-------------------------|------------|--------|--------|
| Reserved     | 0057EC           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 00AFEC           | 64                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 0157EC           | 128                                  | _         | _                       | _                      | _        | _                       | _                       | _          | —      | _      |
|              | 02AFEC           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
|              | 0557EC           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| Reserved     | 0057EE           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 00AFEE           | 64                                   | -         |                         |                        |          |                         |                         |            |        |        |
|              | 0157EE           | 128                                  | _         | _                       | _                      | _        | _                       | _                       | _          | _      | _      |
|              | 02AFEE           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
|              | 0557EE           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| FICD         | 0057F0           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 00AFF0           | 64                                   | -         |                         |                        |          |                         |                         |            |        |        |
|              | 0157F0           | 128                                  |           | Reserved <sup>(3)</sup> | _                      | JTAGEN   | Reserved <sup>(2)</sup> | Reserved <sup>(3)</sup> | _          | ICS<   | 1.0>   |
|              | 02AFF0           | 256                                  |           |                         |                        | 01110211 |                         |                         |            |        |        |
|              | 0557F0           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| FPOR         | 0057F2           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 003712<br>00AFF2 | 64                                   |           |                         |                        |          |                         | Reserved <sup>(3)</sup> |            | _      | _      |
|              | 0157F2           | 128                                  |           | WDTV                    | VIN<1:0>               | ALTI2C2  | ALTI2C1                 |                         | _          |        |        |
|              | 013712<br>02AFF2 | 256                                  |           | VUDIV                   | VIN<1:0>               |          |                         |                         | _          |        |        |
|              | 02AFF2<br>0557F2 | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| FWDT         | 0057F2           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              |                  |                                      | -         | FWDTEN                  |                        | PLLKEN   | WDTPRE                  |                         |            |        |        |
|              | 00AFF4           | 64                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 0157F4           | 128                                  | _         |                         | WINDIS                 |          |                         | WDTPOST                 |            | 1<3.0> |        |
|              | 02AFF4           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
| 5000         | 0557F4           | 512                                  |           |                         |                        |          |                         |                         | r          |        |        |
| FOSC         | 0057F6           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 00AFF6           | 64                                   | -         |                         |                        |          |                         |                         |            |        |        |
|              | 0157F6           | 128                                  | —         | FCKS                    | SM<1:0>                | IOL1WAY  | -                       | -                       | OSCIOFNC   | POSCN  | D<1:0> |
|              | 02AFF6           | 256                                  | -         |                         |                        |          |                         |                         |            |        |        |
|              | 0557F6           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| FOSCSEL      | 0057F8           | 32                                   |           |                         |                        |          |                         |                         | FNOSC<2:0> |        |        |
|              | 00AFF8           | 64                                   |           |                         | (4)                    |          |                         |                         |            |        |        |
|              | 0157F8           | 128                                  | —         | IESO                    | PWMLOCK <sup>(1)</sup> | —        | -                       | -                       |            |        |        |
|              | 02AFF8           | 256                                  | -         |                         |                        |          |                         |                         |            |        |        |
|              | 0557F8           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| FGS          | 0057FA           | 32                                   | -         |                         |                        |          | _                       | _                       | _          | GCP    | GWRP   |
|              | 00AFFA           | 64                                   |           |                         |                        | _        |                         |                         |            |        |        |
|              | 0157FA           | 128                                  | —         | —                       | -                      |          |                         |                         |            |        |        |
|              | 02AFFA           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
|              | 0557FA           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| Reserved     | 0057FC           | 32                                   |           |                         |                        |          |                         | _                       |            |        |        |
|              | 00AFFC           | 64                                   |           |                         |                        |          | _                       |                         |            |        |        |
|              | 0157FC           | 128                                  |           | —                       | —                      | —        |                         |                         | _          | —      | —      |
|              | 02AFFC           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
|              | 0557FC           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |
| Reserved     | 057FFE           | 32                                   |           |                         |                        |          |                         |                         |            |        |        |
|              | 00AFFE           | 64                                   |           |                         |                        |          |                         |                         |            |        | -      |
|              | 0157FE           | 128                                  | —         | —                       | —                      | _        | —                       | —                       | —          | —      |        |
|              | 02AFFE           | 256                                  |           |                         |                        |          |                         |                         |            |        |        |
|              | 0557FE           | 512                                  |           |                         |                        |          |                         |                         |            |        |        |


### TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

**2:** This bit is reserved and must be programmed as '0'.

3: These bits are reserved and must be programmed as '1'.



### FIGURE 30-16: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

# TABLE 30-35:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS


| AC CHARACTERISTICS |  |   | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |                     |      |       |                             |  |
|--------------------|--|---|---|---------------------|------|-------|-----------------------------|--|
| Param.             | aram. Symbol Characteristic <sup>(1)</sup> |   |   | Typ. <sup>(2)</sup> | Max. | Units | Conditions                  |  |
| SP10               | FscP                                       | Maximum SCK2 Frequency                        | _   | _                   | 9    | MHz   | (Note 3)                    |  |
| SP20               | TscF                                       | SCK2 Output Fall Time                         | —   | —                   |      | ns    | See Parameter DO32 (Note 4) |  |
| SP21               | TscR                                       | SCK2 Output Rise Time                         | —   | —                   | —    | ns    | See Parameter DO31 (Note 4) |  |
| SP30               | TdoF                                       | SDO2 Data Output Fall Time                    | —   | —                   | —    | ns    | See Parameter DO32 (Note 4) |  |
| SP31               | TdoR                                       | SDO2 Data Output Rise Time                    | —   | —                   | _    | ns    | See Parameter DO31 (Note 4) |  |
| SP35               | TscH2doV,<br>TscL2doV                      | SDO2 Data Output Valid after SCK2 Edge        | —   | 6                   | 20   | ns    |                             |  |
| SP36               | TdoV2sc,<br>TdoV2scL                       | SDO2 Data Output Setup to<br>First SCK2 Edge  | 30  |                     | —    | ns    |                             |  |
| SP40               | TdiV2scH,<br>TdiV2scL                      | Setup Time of SDI2 Data<br>Input to SCK2 Edge | 30  | —                   |      | ns    |                             |  |
| SP41               | TscH2diL,<br>TscL2diL                      | Hold Time of SDI2 Data Input to SCK2 Edge     | 30  |                     | _    | ns    |                             |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI2 pins.

## dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



### FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

### 33.1 Package Marking Information (Continued)



# 44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

|                           | MILLIMETERS |                |      |       |
|---------------------------|-------------|----------------|------|-------|
| Dimension                 | MIN         | NOM            | MAX  |       |
| Number of Pins            |             | 44             |      |       |
| Number of Pins per Side   | ND          |                | 12   |       |
| Number of Pins per Side   | NE          |                | 10   |       |
| Pitch                     | е           | 0.50 BSC       |      |       |
| Overall Height            | Α           | 0.80           | 0.90 | 1.00  |
| Standoff                  | A1          | 0.025          | -    | 0.075 |
| Overall Width             | E 6.00 BSC  |                |      |       |
| Exposed Pad Width         | E2          | 4.40 4.55 4.70 |      |       |
| Overall Length D 6.00 BSC |             |                |      |       |
| Exposed Pad Length        | D2          | 4.40           | 4.55 | 4.70  |
| Contact Width             | b           | 0.20           | 0.25 | 0.30  |
| Contact Length            | L           | 0.20           | 0.25 | 0.30  |
| Contact-to-Exposed Pad    | К           | 0.20           | -    | -     |

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units | MILLIMETERS |           |      |  |  |
|--------------------------|-------|-------------|-----------|------|--|--|
| D                        | MIN   | NOM         | MAX       |      |  |  |
| Number of Leads          | N     | 64          |           |      |  |  |
| Lead Pitch               | е     | 0.50 BSC    |           |      |  |  |
| Overall Height           | А     | -           | -         | 1.20 |  |  |
| Molded Package Thickness | A2    | 0.95        | 1.00      | 1.05 |  |  |
| Standoff                 | A1    | 0.05        | -         | 0.15 |  |  |
| Foot Length              | L     | 0.45        | 0.60      | 0.75 |  |  |
| Footprint                | L1    | 1.00 REF    |           |      |  |  |
| Foot Angle               | φ     | 0°          | 3.5°      | 7°   |  |  |
| Overall Width            | E     |             | 12.00 BSC |      |  |  |
| Overall Length           | D     | 12.00 BSC   |           |      |  |  |
| Molded Package Width     | E1    | 10.00 BSC   |           |      |  |  |
| Molded Package Length    | D1    | 10.00 BSC   |           |      |  |  |
| Lead Thickness           | С     | 0.09        | -         | 0.20 |  |  |
| Lead Width               | b     | 0.17        | 0.22      | 0.27 |  |  |
| Mold Draft Angle Top     | α     | 11°         | 12°       | 13°  |  |  |
| Mold Draft Angle Bottom  | β     | 11°         | 12°       | 13°  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B