

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XEI

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 60 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART                            |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT                   |
| Number of I/O              | 53  |
| Program Memory Size        | 64KB (22K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 16   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc206-e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **REGISTER 3-1:** SR: CPU STATUS REGISTER (CONTINUED)

| bit 7-5       | IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup><br>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled<br>110 = CPU Interrupt Priority Level is 6 (14)<br>101 = CPU Interrupt Priority Level is 5 (13)<br>100 = CPU Interrupt Priority Level is 4 (12)<br>011 = CPU Interrupt Priority Level is 3 (11)<br>010 = CPU Interrupt Priority Level is 2 (10)<br>001 = CPU Interrupt Priority Level is 1 (9)<br>000 = CPU Interrupt Priority Level is 0 (8) |
|---------------|---|
| bit 4         | RA: REPEAT Loop Active bit<br>1 = REPEAT loop in progress<br>0 = REPEAT loop not in progress  |
| bit 3         | N: MCU ALU Negative bit<br>1 = Result was negative<br>0 = Result was non-negative (zero or positive)  |
| bit 2         | <ul> <li>OV: MCU ALU Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>  |
| bit 1         | <ul> <li><b>Z:</b> MCU ALU Zero bit</li> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>  |
| bit 0         | <b>C:</b> MCU ALU Carry/Borrow bit<br>1 = A carry-out from the Most Significant bit of the result occurred<br>0 = No carry-out from the Most Significant bit of the result occurred   |
| Note 1:<br>2: | This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.<br>The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority   |

- Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- 4: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.









## TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY (CONTINUED)

| File<br>Name | Addr. | Bit 15 | Bit 14 | Bit 13     | Bit 12  | Bit 11  | Bit 10 | Bit 9     | Bit 8 | Bit 7       | Bit 6   | Bit 5      | Bit 4                    | Bit 3   | Bit 2  | Bit 1   | Bit 0  | All<br>Resets |
|--------------|-------|--------|--------|------------|---------|---------|--------|-----------|-------|-------------|---------|------------|--------------------------|---------|--------|---------|--------|---------------|
| IPC35        | 0886  | _      |        | JTAGIP<2:( | )>      | —       |        | ICDIP<2:0 | >     | _           | —       | —          | —                        | —       | _      | —       | —      | 4400          |
| IPC36        | 0888  |        |        | PTG0IP<2:0 | )>      | —       | PT     | GWDTIP<   | 2:0>  |             | P       | TGSTEPIP<2 | :0>                      | —       | —      |         | —      | 4440          |
| IPC37        | 088A  |        | _      |            | _       | —       | F      | PTG3IP<2: | )>    |             |         | PTG2IP<2:0 | TG2IP<2:0> — PTG1IP<2:0> |         |        | 0444    |        |               |
| INTCON1      | 08C0  | NSTDIS | OVAERR | OVBERR     | COVAERR | COVBERR | OVATE  | OVBTE     | COVTE | SFTACERR    | DIV0ERR | DMACERR    | MATHERR                  | ADDRERR | STKERR | OSCFAIL | —      | 0000          |
| INTCON2      | 08C2  | GIE    | DISI   | SWTRAP     | —       | _       | _      |           |       |             | —       | —          | —                        | —       | INT2EP | INT1EP  | INT0EP | 8000          |
| INTCON3      | 08C4  |        | —      |            | _       | _       | _      |           |       |             | —       | DAE        | DOOVR                    | —       | —      |         | —      | 0000          |
| INTCON4      | 08C6  |        | —      |            | _       | _       | _      |           |       |             | —       | —          | —                        | —       | —      |         | SGHT   | 0000          |
| INTTREG      | 08C8  | _      | _      | _          | _       |         | ILR<   | 3:0>      |       | VECNUM<7:0> |         |            |                          |         |        | 0000    |        |               |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| TABLE 4   | 4-9:  | INPU   |                                 | URE 1 T | HROUG  | SH INPU   | IT CAPI | URE 4 | REGIST     | ER MA       | Р        |       |                     |       |          |          |       |               |
|-----------|-------|--------|---------------------------------|---------|--------|-----------|---------|-------|------------|-------------|----------|-------|---------------------|-------|----------|----------|-------|---------------|
| File Name | Addr. | Bit 15 | Bit 14                          | Bit 13  | Bit 12 | Bit 11    | Bit 10  | Bit 9 | Bit 8      | Bit 7       | Bit 6    | Bit 5 | Bit 4               | Bit 3 | Bit 2    | Bit 1    | Bit 0 | All<br>Resets |
| IC1CON1   | 0140  | _      | _                               | ICSIDL  |        | CTSEL<2:0 | >       | _     | _          | _           | ICI<     | 1:0>  | ICOV                | ICBNE |          | ICM<2:0> |       | 0000          |
| IC1CON2   | 0142  | _      | —                               | _       | —      | —         | —       | —     | IC32       | ICTRIG      | TRIGSTAT | _     |                     | S     | /NCSEL<4 | :0>      |       | 000D          |
| IC1BUF    | 0144  |        | Input Capture 1 Buffer Register |         |        |           |         |       |            |             |          | xxxx  |                     |       |          |          |       |               |
| IC1TMR    | 0146  |        | Input Capture 1 Timer 0         |         |        |           |         |       |            |             |          |       | 0000                |       |          |          |       |               |
| IC2CON1   | 0148  | _      | —                               | ICSIDL  |        | CTSEL<2:0 | >       | _     | —          | _           | ICI<'    | 1:0>  | ICOV ICBNE ICM<2:0> |       |          | 0000     |       |               |
| IC2CON2   | 014A  | _      | —                               | _       | —      | —         | —       | —     | IC32       | ICTRIG      | TRIGSTAT | _     | SYNCSEL<4:0>        |       |          |          | 000D  |               |
| IC2BUF    | 014C  |        | Input Capture 2 Buffer Register |         |        |           |         |       |            |             | xxxx     |       |                     |       |          |          |       |               |
| IC2TMR    | 014E  |        |                                 |         |        |           |         |       | Input Cap  | ture 2 Time | r        |       |                     |       |          |          |       | 0000          |
| IC3CON1   | 0150  | _      | —                               | ICSIDL  |        | CTSEL<2:0 | >       | _     | —          | _           | ICI<'    | 1:0>  | ICOV                | ICBNE |          | ICM<2:0> |       | 0000          |
| IC3CON2   | 0152  | _      | —                               | _       | —      | —         | —       | —     | IC32       | ICTRIG      | TRIGSTAT | _     |                     | S     | /NCSEL<4 | :0>      |       | 000D          |
| IC3BUF    | 0154  |        |                                 |         |        |           |         | Inp   | ut Capture | 3 Buffer Re | gister   |       |                     |       |          |          |       | xxxx          |
| IC3TMR    | 0156  |        |                                 |         |        |           |         |       | Input Cap  | ture 3 Time | r        |       |                     |       |          |          |       | 0000          |
| IC4CON1   | 0158  | _      | —                               | ICSIDL  | I      | CTSEL<2:0 | >       | _     | _          | _           | ICI<     | 1:0>  | ICOV                | ICBNE |          | ICM<2:0> |       | 0000          |
| IC4CON2   | 015A  | _      | _                               |         | —      | _         | —       | _     | IC32       | ICTRIG      | TRIGSTAT | _     |                     | S     | /NCSEL<4 | :0>      |       | 000D          |
| IC4BUF    | 015C  |        | •                               | •       | •      | •         | •       | Inp   | ut Capture | 4 Buffer Re | gister   | •     | •                   |       |          |          |       | xxxx          |
| IC4TMR    | 015E  |        |                                 |         |        |           |         |       | Input Cap  | ture 4 Time | r        |       |                     |       |          |          |       | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRIS setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRIS settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned
- h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Pin Select registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

### 11.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
|       | product page using the link above, enter    |
|       | this URL in your browser:                   |
|       | http://www.microchip.com/wwwproducts/       |
|       | Devices.aspx?dDocName=en555464              |

#### 11.6.1 KEY RESOURCES

- "I/O Ports" (DS70598) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

| U-0     | U-0   | U-0   | U-0   | U-0        | U-0   | U-0   | U-0   |
|---------|-------|-------|-------|------------|-------|-------|-------|
| —       | —     | -     | _     | _          | —     | _     | —     |
| bit 15  |       |       |       |            |       |       | bit 8 |
|         |       |       |       |            |       |       |       |
| U-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 | R/W-0 |
| —       |       |       |       | OCFAR<6:0> | >     |       |       |
| bit 7   | -     |       |       |            |       |       | bit 0 |
|         |       |       |       |            |       |       |       |
| Legend: |       |       |       |            |       |       |       |

#### REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

## 14.2 Input Capture Registers

#### REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

| U-0    | U-0 | R/W-0  | R/W-0   | R/W-0   | R/W-0   | U-0 | U-0   |
|--------|-----|--------|---------|---------|---------|-----|-------|
| —      | —   | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSEL0 | _   | —     |
| bit 15 |     |        |         |         |         |     | bit 8 |

| U-0   | R/W-0 | R/W-0 | R/HC/HS-0 | R/HC/HS-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-----------|-----------|-------|-------|-------|
| —     | ICI1  | ICI0  | ICOV      | ICBNE     | ICM2  | ICM1  | ICM0  |
| bit 7 |       |       |           |           |       |       | bit 0 |

| Legend:           | HC = Hardware Clearable bit | HS = Hardware Settable bit |                    |
|-------------------|-----------------------------|----------------------------|--------------------|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, rea | d as '0'           |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared       | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 13    | ICSIDL: Input Capture Stop in Idle Control bit   |
|           | 1 = Input capture will Halt in CPU Idle mode   |
|           | 0 = Input capture will continue to operate in CPU Idle mode  |
| bit 12-10 | ICTSEL<2:0>: Input Capture Timer Select bits   |
|           | 111 = Peripheral clock (FP) is the clock source of the ICx   |
|           | 110 = Reserved   |
|           | 101 = Reserved   |
|           | 100 - 11 CLR is the clock source of the ICx (only the synchronous clock is supported)<br>011 = T5CLK is the clock source of the ICx                  |
|           | 010 = T4CLK is the clock source of the ICx   |
|           | 001 = T2CLK is the clock source of the ICx   |
|           | 000 = T3CLK is the clock source of the ICx   |
| bit 9-7   | Unimplemented: Read as '0'   |
| bit 6-5   | ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)   |
|           | 11 = Interrupt on every fourth capture event   |
|           | 10 = Interrupt on every third capture event  |
|           | 01 = Interrupt on every second capture event   |
| hit 4     | ICOV: Input Capture Overflow Status Flag bit (read-only)   |
| Dit 4     | 1 = Input capture buffer overflow occurred   |
|           | 0 = No input capture buffer overflow occurred  |
| bit 3     | ICBNE: Input Capture Buffer Not Empty Status bit (read-only)   |
|           | 1 = Input capture buffer is not empty, at least one more capture value can be read   |
|           | 0 = Input capture buffer is empty  |
| bit 2-0   | ICM<2:0>: Input Capture Mode Select bits   |
|           | 111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable) |
|           | 110 = Unused (module is disabled)  |
|           | 101 = Capture mode, every 16th rising edge (Prescaler Capture mode)  |
|           | 100 = Capture mode, every 4th rising edge (Prescaler Capture mode)   |
|           | 011 = Capture mode, every falling edge (Simple Capture mode)   |
|           | 001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)   |
|           | 000 = Input capture module is turned off   |

#### REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits<sup>(4)</sup>
  - 11111 = No Sync or Trigger source for ICx
  - 11110 = Reserved
  - 11101 = Reserved
  - 11100 = CTMU module synchronizes or triggers ICx
  - 11011 = ADC1 module synchronizes or triggers  $ICx^{(5)}$
  - 11010 = CMP3 module synchronizes or triggers  $ICx^{(5)}$
  - $11001 = CMP2 \text{ module synchronizes or triggers ICx}^{(5)}$
  - 11000 = CMP1 module synchronizes or triggers  $ICx^{(5)}$
  - 10111 = Reserved
  - 10110 = Reserved
  - 10101 = Reserved
  - 10100 = Reserved
  - 10011 = IC4 module synchronizes or triggers ICx
  - 10010 = IC3 module synchronizes or triggers ICx
  - 10001 = IC2 module synchronizes or triggers ICx
  - 10000 = IC1 module synchronizes or triggers ICx
  - 01111 = Timer5 synchronizes or triggers ICx
  - 01110 = Timer4 synchronizes or triggers ICx
  - 01101 = Timer3 synchronizes or triggers ICx (default)
  - 01100 = Timer2 synchronizes or triggers ICx
  - 01011 = Timer1 synchronizes or triggers ICx
  - 01010 = PTGOx module synchronizes or triggers  $ICx^{(6)}$
  - 01001 = Reserved
  - 01000 = Reserved
  - 00111 = Reserved
  - 00110 = Reserved
  - 00101 = Reserved
  - 00100 = OC4 module synchronizes or triggers ICx
  - 00011 = OC3 module synchronizes or triggers ICx
  - 00010 = OC2 module synchronizes or triggers ICx
  - 00001 = OC1 module synchronizes or triggers ICx
  - 00000 = No Sync or Trigger source for ICx
- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
  - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
  - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
  - 4: Do not use the ICx module as its own Sync or Trigger source.
  - 5: This option should only be selected as a trigger source and not as a synchronization source.
  - Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
     PTGO8 = IC1

PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4

## 18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on  $\frac{1}{SSx}$ .

| Note: | This                  | insures | that  | the       | first | fra | ame |
|-------|-----------------------|---------|-------|-----------|-------|-----|-----|
|       | transmission a        |         | after | initializ | ation | is  | not |
|       | shifted or corrupted. |         |       |           |       |     |     |

- 2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = 0, always place a pull-down resistor on SSx.
  - **Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
  - Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 30.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

### 18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
|       | product page using the link above, enter    |
|       | this URL in your browser:                   |
|       | http://www.microchip.com/wwwproducts/       |
|       | Devices.aspx?dDocName=en555464              |

#### 18.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

| R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1  | R/W-1  |
|---------|---------|---------|---------|---------|---------|--------|--------|
| FLTEN15 | FLTEN14 | FLTEN13 | FLTEN12 | FLTEN11 | FLTEN10 | FLTEN9 | FLTEN8 |
| bit 15  |         |         |         |         |         |        | bit 8  |
|         |         |         |         |         |         |        |        |
| R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1  | R/W-1  |
| FLTEN7  | FLTEN6  | FLTEN5  | FLTEN4  | FLTEN3  | FLTEN2  | FLTEN1 | FLTEN0 |
| bit 7   |         |         |         |         |         |        | bit 0  |
|         |         |         |         |         |         |        |        |
| Legend: |         |         |         |         |         |        |        |

#### REGISTER 21-11: CxFEN1: ECANx ACCEPTANCE FILTER ENABLE REGISTER 1

| Legend    |           |                  |                             |                    |
|-----------|-----------|------------------|-----------------------------|--------------------|
| R = Rea   | dable bit | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Valu | ie at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

## REGISTER 21-12: CxBUFPNT1: ECANx FILTER 0-3 BUFFER POINTER REGISTER 1

| R/W-0         | R/W-0               | R/W-0               | R/W-0            | R/W-0                | R/W-0                              | R/W-0              | R/W-0 |  |  |
|---------------|---------------------|---------------------|------------------|----------------------|------------------------------------|--------------------|-------|--|--|
| F3BP<3:0>     |                     |                     |                  |                      | F2B                                | P<3:0>             |       |  |  |
| bit 15        |                     |                     |                  |                      |                                    |                    | bit 8 |  |  |
|               |                     |                     |                  |                      |                                    |                    |       |  |  |
| R/W-0         | R/W-0               | R/W-0               | R/W-0            | R/W-0                | R/W-0                              | R/W-0              | R/W-0 |  |  |
|               | F1BF                | <b>?&lt;3:0&gt;</b> |                  |                      | F0B                                | P<3:0>             |       |  |  |
| bit 7         |                     |                     |                  |                      |                                    |                    | bit 0 |  |  |
|               |                     |                     |                  |                      |                                    |                    |       |  |  |
| Legend:       |                     |                     |                  |                      |                                    |                    |       |  |  |
| R = Readabl   | e bit               | W = Writable        | bit              | U = Unimplen         | U = Unimplemented bit, read as '0' |                    |       |  |  |
| -n = Value at | POR                 | '1' = Bit is set    |                  | '0' = Bit is cleared |                                    | x = Bit is unknown |       |  |  |
|               |                     |                     |                  |                      |                                    |                    |       |  |  |
| bit 15-12     | F3BP<3:0>:          | RX Buffer Mas       | k for Filter 3 b | pits                 |                                    |                    |       |  |  |
|               | 1111 = Filte        | r hits received ir  | n RX FIFO bu     | uffer                |                                    |                    |       |  |  |
|               | 1110 <b>= Filte</b> | r hits received ir  | n RX Buffer 1    | 4                    |                                    |                    |       |  |  |
|               | •                   |                     |                  |                      |                                    |                    |       |  |  |
|               | •                   |                     |                  |                      |                                    |                    |       |  |  |
|               | 0001 = Filte        | r hits received ir  | n RX Buffer 1    |                      |                                    |                    |       |  |  |
|               | 0000 = Filte        | r hits received ir  | n RX Buffer 0    |                      |                                    |                    |       |  |  |
| bit 11-8      | F2BP<3:0>:          | RX Buffer Mas       | k for Filter 2 k | oits (same value     | s as bits<15:1                     | 2>)                |       |  |  |
| bit 7-4       | F1BP<3:0>:          | RX Buffer Mas       | k for Filter 1 k | oits (same value     | s as bits<15:1                     | 2>)                |       |  |  |
| bit 3-0       | F0BP<3:0>:          | RX Buffer Mas       | k for Filter 0 k | oits (same value     | s as bits<15:1                     | 2>)                |       |  |  |
|               |                     |                     |                  |                      |                                    | ,                  |       |  |  |

## REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

| R/W-0                              | R/W-0                                    | R/W-0          | R/W-0                                   | R/W-0                              | R/W-0 | R/W-0  | R/W-0 |  |
|------------------------------------|--|----------------|---|------------------------------------|-------|--------|-------|--|
|                                    | F7BP                                     | <3:0>          |   |                                    | F6BI  | ><3:0> |       |  |
| bit 15                             |  |                |   |                                    |       |        | bit 8 |  |
|                                    |  |                |   |                                    |       |        |       |  |
| R/W-0                              | R/W-0                                    | R/W-0          | R/W-0                                   | R/W-0                              | R/W-0 | R/W-0  | R/W-0 |  |
|                                    | F5BP                                     | <3:0>          |   | F4BP<3:0>                          |       |        |       |  |
| bit 7                              |  |                |   |                                    |       |        | bit 0 |  |
| Legend:                            |  |                |   |                                    |       |        |       |  |
| R = Readable                       | bit                                      | W = Writable   | bit                                     | U = Unimplemented bit, read as '0' |       |        |       |  |
| -n = Value at POR '1' = Bit is set |  |                | '0' = Bit is cleared x = Bit is unknown |                                    |       |        |       |  |
| bit 15-12                          | <b>F7BP&lt;3:0&gt;:</b><br>1111 = Filter | RX Buffer Masl | k for Filter 7 b                        | its<br>ffer                        |       |        |       |  |

| 1110 = Filter hits received in RX Buffer 14  |
|--|
| •  |
| •  |
| 0001 = Filter hits received in RX Buffer 1<br>0000 = Filter hits received in RX Buffer 0 |
| F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>)                 |
| F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>)                 |
| F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>)                 |
|  |

#### REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

| R/W-0               | R/W-0   | R/W-0   | R/W-0  | R/W-0                                | R/W-0                             | R/W-0           | R/W-0              |  |
|---------------------|---|---|--|--------------------------------------|-----------------------------------|-----------------|--------------------|--|
|                     | F11BF   | P<3:0>  |  |                                      | F10B                              | P<3:0>          |                    |  |
| bit 15              |   |   |  |                                      |                                   |                 | bit 8              |  |
| R/W_0               | R/M-0   | R/M/-0  | R/M-0  | R/\\/_0                              | R/W/-0                            | R/M/-0          | R/\/_0             |  |
| F9BP<3:0>           |   |   |  | 10,00-0                              | F8B                               | P<3:0>          | 1477-0             |  |
| bit 7               |   |   |  |                                      |                                   |                 | bit 0              |  |
| Legend:             |   |   |  |                                      |                                   |                 |                    |  |
| R = Readable        | e bit   | W = Writable  | bit  | U = Unimpler                         | nented bit, rea                   | d as '0'        |                    |  |
| -n = Value at       | POR   | '1' = Bit is set  |  | '0' = Bit is cleared                 |                                   | x = Bit is unkr | x = Bit is unknown |  |
| bit 15-12           | F11BP<3:0><br>1111 = Filter<br>1110 = Filter<br>•<br>•<br>•<br>0001 = Filter<br>0000 = Filter | RX Buffer Mar<br>hits received ir<br>hits received ir<br>hits received ir<br>hits received ir | sk for Filter 1<br>n RX FIFO bu<br>n RX Buffer 1<br>n RX Buffer 1<br>n RX Buffer 0 | 1 bits<br>iffer<br>4                 |                                   |                 |                    |  |
| bit 11-8<br>bit 7-4 | F10BP<3:0><br>F9BP<3:0>:  | RX Buffer Ma  | sk for Filter 1<br>k for Filter 9 k  | 0 bits (same val<br>bits (same value | lues as bits<15<br>s as bits<15:1 | 5:12>)<br>2>)   |                    |  |
| bit 3-0             | F8BP<3:0>:  | RX Buffer Mas   | k for Filter 8 k   | oits (same value                     | s as bits<15:1                    | 2>)             |                    |  |

© 2011-2013 Microchip Technology Inc.

#### REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits<sup>(1)</sup>
  - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
  - 10 = Single level detect with Step delay executed on exit of command
  - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
  - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

## 28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F. The PIC24EP instruction set is almost identical to that of the PIC24F and PIC24H.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

| Field           | Description  |
|-----------------|--|
| #text           | Means literal defined by "text"  |
| (text)          | Means "content of text"  |
| [text]          | Means "the location addressed by text"   |
| {}              | Optional field or operation  |
| $a\in\{b,c,d\}$ | a is selected from the set of values b, c, d   |
| <n:m></n:m>     | Register bit field   |
| .b              | Byte mode selection  |
| .d              | Double-Word mode selection   |
| .S              | Shadow register select   |
| .w              | Word mode selection (default)  |
| Acc             | One of two accumulators {A, B}   |
| AWB             | Accumulator write back destination address register $\in$ {W13, [W13]+ = 2}          |
| bit4            | 4-bit bit selection field (used in word addressed instructions) $\in \{015\}$        |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero                 |
| Expr            | Absolute address, label or expression (resolved by the linker)                       |
| f               | File register address ∈ {0x00000x1FFF}   |
| lit1            | 1-bit unsigned literal $\in \{0,1\}$   |
| lit4            | 4-bit unsigned literal ∈ {015}   |
| lit5            | 5-bit unsigned literal $\in \{031\}$   |
| lit8            | 8-bit unsigned literal $\in$ {0255}  |
| lit10           | 10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode           |
| lit14           | 14-bit unsigned literal $\in \{016384\}$   |
| lit16           | 16-bit unsigned literal $\in \{065535\}$   |
| lit23           | 23-bit unsigned literal $\in$ {08388608}; LSb must be '0'                            |
| None            | Field does not require an entry, can be blank  |
| OA, OB, SA, SB  | DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate          |
| PC              | Program Counter  |
| Slit10          | 10-bit signed literal ∈ {-512511}  |
| Slit16          | 16-bit signed literal ∈ {-3276832767}  |
| Slit6           | 6-bit signed literal $\in$ {-1616}   |
| Wb              | Base W register ∈ {W0W15}  |
| Wd              | Destination W register $\in$ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }                |
| Wdo             | Destination W register ∈<br>{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] } |

#### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Base<br>Instr<br># | Assembly<br>Mnemonic | y Assembly Syntax |                             | Description                                       | # of<br>Words | # of<br>Cycles <sup>(2)</sup> | Status Flags<br>Affected |
|--------------------|----------------------|-------------------|-----------------------------|---|---------------|-------------------------------|--------------------------|
| 52                 | MUL                  | MUL.SS            | Wb,Ws,Wnd                   | {Wnd + 1, Wnd} = signed(Wb) *<br>signed(Ws)       | 1             | 1                             | None                     |
|                    |                      | MUL.SS            | Wb,Ws,Acc <sup>(1)</sup>    | Accumulator = signed(Wb) * signed(Ws)             | 1             | 1                             | None                     |
|                    |                      | MUL.SU            | Wb,Ws,Wnd                   | {Wnd + 1, Wnd} = signed(Wb) *<br>unsigned(Ws)     | 1             | 1                             | None                     |
|                    |                      | MUL.SU            | Wb,Ws,Acc <sup>(1)</sup>    | Accumulator = signed(Wb) *<br>unsigned(Ws)        | 1             | 1                             | None                     |
|                    |                      | MUL.SU            | Wb,#lit5,Acc <sup>(1)</sup> | Accumulator = signed(Wb) *<br>unsigned(lit5)      | 1             | 1                             | None                     |
|                    | MUI                  |                   | Wb,Ws,Wnd                   | {Wnd + 1, Wnd} = unsigned(Wb) *<br>signed(Ws)     | 1             | 1                             | None                     |
|                    |                      | MUL.US            | Wb,Ws,Acc <sup>(1)</sup>    | Accumulator = unsigned(Wb) *<br>signed(Ws)        | 1             | 1                             | None                     |
|                    |                      | MUL.UU            | Wb,Ws,Wnd                   | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(Ws)   | 1             | 1                             | None                     |
|                    |                      | MUL.UU            | Wb,#lit5,Acc <sup>(1)</sup> | Accumulator = unsigned(Wb) *<br>unsigned(lit5)    | 1             | 1                             | None                     |
|                    |                      | MUL.UU            | Wb,Ws,Acc <sup>(1)</sup>    | Accumulator = unsigned(Wb) *<br>unsigned(Ws)      | 1             | 1                             | None                     |
|                    |                      | MULW.SS           | Wb,Ws,Wnd                   | Wnd = signed(Wb) * signed(Ws)                     | 1             | 1                             | None                     |
|                    |                      | MULW.SU           | Wb,Ws,Wnd                   | Wnd = signed(Wb) * unsigned(Ws)                   | 1             | 1                             | None                     |
|                    |                      | MULW.US           | Wb,Ws,Wnd                   | Wnd = unsigned(Wb) * signed(Ws)                   | 1             | 1                             | None                     |
|                    |                      | MULW.UU           | Wb,Ws,Wnd                   | Wnd = unsigned(Wb) * unsigned(Ws)                 | 1             | 1                             | None                     |
|                    |                      | MUL.SU            | Wb,#lit5,Wnd                | {Wnd + 1, Wnd} = signed(Wb) *<br>unsigned(lit5)   | 1             | 1                             | None                     |
|                    |                      | MUL.SU            | Wb,#lit5,Wnd                | Wnd = signed(Wb) * unsigned(lit5)                 | 1             | 1                             | None                     |
|                    |                      | MUL.UU            | Wb,#lit5,Wnd                | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(lit5) | 1             | 1                             | None                     |
| 1                  |                      | MUL.UU            | Wb,#lit5,Wnd                | Wnd = unsigned(Wb) * unsigned(lit5)               | 1             | 1                             | None                     |
|                    |                      | MUL               | f                           | W3:W2 = f * WREG                                  | 1             | 1                             | None                     |

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| DC CHARACTERISTICS |                           |      | Standard O<br>(unless othe<br>Operating te | perating Condition<br>erwise stated)<br>emperature -40°C<br>-40°C | s: 3.0V to 3.6V<br>≤ Ta ≤ +85°C for Ind<br>≤ Ta ≤ +125°C for E | ustrial<br>ktended |  |  |
|--------------------|---------------------------|------|--|---|--|--------------------|--|--|
| Parameter<br>No.   | Тур.                      | Max. | Units                                      | Conditions  |  |                    |  |  |
| Operating Cur      | rent (IDD) <sup>(1)</sup> |      |  |   |  |                    |  |  |
| DC20d              | 9                         | 15   | mA   | -40°C   |  |                    |  |  |
| DC20a              | 9                         | 15   | mA   | +25°C   | 3 3\/  |                    |  |  |
| DC20b              | 9                         | 15   | mA   | +85°C   | 3.5 V  |                    |  |  |
| DC20c              | 9                         | 15   | mA   | +125°C  |  |                    |  |  |
| DC22d              | 16                        | 25   | mA   | -40°C   |  |                    |  |  |
| DC22a              | 16                        | 25   | mA   | +25°C   | 3.3V   |                    |  |  |
| DC22b              | 16                        | 25   | mA   | +85°C   |  | 20 1011 3          |  |  |
| DC22c              | 16                        | 25   | mA   | +125°C  |  |                    |  |  |
| DC24d              | 27                        | 40   | mA   | -40°C   |  |                    |  |  |
| DC24a              | 27                        | 40   | mA   | +25°C   | 2 2)/  |                    |  |  |
| DC24b              | 27                        | 40   | mA   | +85°C   | 3.3V   | 40 101175          |  |  |
| DC24c              | 27                        | 40   | mA   | +125°C  |  |                    |  |  |
| DC25d              | 36                        | 55   | mA   | -40°C   |  |                    |  |  |
| DC25a              | 36                        | 55   | mA   | +25°C   | 2.21/  |                    |  |  |
| DC25b              | 36                        | 55   | mA   | +85°C   | 3.3V   | 60 MIPS            |  |  |
| DC25c              | 36                        | 55   | mA   | +125°C  |  |                    |  |  |
| DC26d              | 41                        | 60   | mA   | -40°C   |  |                    |  |  |
| DC26a              | 41                        | 60   | mA   | +25°C   | 3.3V   | 70 MIPS            |  |  |
| DC26b              | 41                        | 60   | mA   | +85°C   | 7  |                    |  |  |

#### TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) {NOP(); } statement
- · JTAG is disabled

# TABLE 30-37:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

| АС СНА | ARACTERIS             | TICS  | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |                     |                          |       |                                |  |
|--------|-----------------------|---|---|---------------------|--------------------------|-------|--------------------------------|--|
| Param. | Symbol                | Characteristic <sup>(1)</sup>                   | Min.  | Typ. <sup>(2)</sup> | Max.                     | Units | Conditions                     |  |
| SP70   | FscP                  | Maximum SCK2 Input<br>Frequency                 | -   | —                   | Lesser<br>of FP<br>or 15 | MHz   | (Note 3)                       |  |
| SP72   | TscF                  | SCK2 Input Fall Time                            | —   | _                   | _                        | ns    | See Parameter DO32<br>(Note 4) |  |
| SP73   | TscR                  | SCK2 Input Rise Time                            | —   | —                   | —                        | ns    | See Parameter DO31 (Note 4)    |  |
| SP30   | TdoF                  | SDO2 Data Output Fall Time                      | —   | —                   | —                        | ns    | See Parameter DO32 (Note 4)    |  |
| SP31   | TdoR                  | SDO2 Data Output Rise Time                      | _   | —                   | —                        | ns    | See Parameter DO31<br>(Note 4) |  |
| SP35   | TscH2doV,<br>TscL2doV | SDO2 Data Output Valid after<br>SCK2 Edge       | —   | 6                   | 20                       | ns    |                                |  |
| SP36   | TdoV2scH,<br>TdoV2scL | SDO2 Data Output Setup to<br>First SCK2 Edge    | 30  | —                   | —                        | ns    |                                |  |
| SP40   | TdiV2scH,<br>TdiV2scL | Setup Time of SDI2 Data Input to SCK2 Edge      | 30  | —                   | —                        | ns    |                                |  |
| SP41   | TscH2diL,<br>TscL2diL | Hold Time of SDI2 Data Input to SCK2 Edge       | 30  | _                   | _                        | ns    |                                |  |
| SP50   | TssL2scH,<br>TssL2scL | $\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓<br>Input | 120   | —                   | —                        | ns    |                                |  |
| SP51   | TssH2doZ              | SS2 ↑ to SDO2 Output<br>High-Impedance          | 10  | _                   | 50                       | ns    | (Note 4)                       |  |
| SP52   | TscH2ssH<br>TscL2ssH  | SS2 ↑ after SCK2 Edge                           | 1.5 Tcy + 40  | _                   | _                        | ns    | (Note 4)                       |  |
| SP60   | TssL2doV              | SDO2 Data Output Valid after<br>SS2 Edge        | -   | —                   | 50                       | ns    |                                |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            | MILLIMETERS |          |      |      |  |
|----------------------------|-------------|----------|------|------|--|
| Dimension                  | MIN         | NOM      | MAX  |      |  |
| Contact Pitch              |             | 0.40 BSC |      |      |  |
| Optional Center Pad Width  | W2          |          |      | 4.45 |  |
| Optional Center Pad Length | T2          |          |      | 4.45 |  |
| Contact Pad Spacing        | C1          |          | 6.00 |      |  |
| Contact Pad Spacing        | C2          |          | 6.00 |      |  |
| Contact Pad Width (X28)    | X1          |          |      | 0.20 |  |
| Contact Pad Length (X28)   | Y1          |          |      | 0.80 |  |
| Distance Between Pads      | G           | 0.20     |      |      |  |

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

#### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units     | MILLIMETERS |      |      |
|--------------------------|-----------|-------------|------|------|
| Dimensio                 | on Limits | MIN         | NOM  | MAX  |
| Number of Leads          | Ν         | 64          |      |      |
| Lead Pitch               | е         | 0.50 BSC    |      |      |
| Overall Height           | А         | _           | -    | 1.20 |
| Molded Package Thickness | A2        | 0.95        | 1.00 | 1.05 |
| Standoff                 | A1        | 0.05        | -    | 0.15 |
| Foot Length              | L         | 0.45        | 0.60 | 0.75 |
| Footprint                | L1        | 1.00 REF    |      |      |
| Foot Angle               | φ         | 0°          | 3.5° | 7°   |
| Overall Width            | Е         | 12.00 BSC   |      |      |
| Overall Length           | D         | 12.00 BSC   |      |      |
| Molded Package Width     | E1        | 10.00 BSC   |      |      |
| Molded Package Length    | D1        | 10.00 BSC   |      |      |
| Lead Thickness           | С         | 0.09        | -    | 0.20 |
| Lead Width               | b         | 0.17        | 0.22 | 0.27 |
| Mold Draft Angle Top     | α         | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | β         | 11°         | 12°  | 13°  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B