

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc504-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

3.2 Instruction Set

The instruction set for dsPIC33EPXXXGP50X and dsPIC33EPXXXMC20X/50X devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. The instruction set for PIC24EPXXXGP/MC20X devices has the MCU class of instructions only and does not support DSP instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base Data Space can be addressed as 64 Kbytes (32K words).

The Data Space includes two ranges of memory, referred to as X and Y data memory. Each memory range is accessible through its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. On dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Spaces have memory locations that are device-specific, and are described further in the data memory maps in **Section 4.2 "Data Address Space"**.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 32-Kbyte aligned program word boundary. The Program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Moreover, the Base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to the "**Data Memory**" (DS70595) and "**Program Memory**" (DS70613) sections in the "*dsPIC33/PIC24 Family Reference Manual*" for more details on EDS, PSV and table accesses.

On the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms. PIC24EPXXXGP/MC20X devices do not support Modulo and Bit-Reversed Addressing.

3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- · Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

File Name Addr. IFS0 0800 IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC1 0822 IEC2 0824 IEC3 0826 IEC4 0828	U2TXIF U2TXIF U2TXIF PWM2IF U2TXIF U2	DMA1IF TXIF U2RXIF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Bit 13 AD1IF INT2IF — CTMUIF — —	Bit 12 U1TXIF T5IF — —	Bit 11 U1RXIF T4IF — —	Bit 10 SPI1IF OC4IF QEI1IF	Bit 9 SPI1EIF OC3IF —	Bit 8 T3IF DMA2IF	Bit 7 T2IF	Bit 6 OC2IF	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS1 0802 IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0822 IEC1 0822 IEC2 0826	2 U2TXIF 4 — 5 — 6 — 7 PWM2IF 7 — 10 JTAGIF 12 — 10 —	TXIF U2RXIF	INT2IF — — CTMUIF	T5IF —	T4IF — —	OC4IF	OC3IF	DMA2IF		OC2IF	IC2IF	DMA0IF	T1IF	OC1IE	IC1IF	INTOIF	
IFS2 0804 IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826			— — CTMUIF		_	_	_							00111	10111		0000
IFS3 0806 IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	i ii iii PWM2IF iiii iiii JTAGIF iiii iiii		— CTMUIF	—	_					—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS4 0808 IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826			CTMUIF			QEI1IF		—	_	IC4IF	IC3IF	DMA3IF	_	_	SPI2IF	SPI2EIF	0000
IFS5 080A IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	PWM2IF JTAGIF	M2IF PWM1IF		_	_		PSEMIF	—	_	_	_	_	_	MI2C2IF	SI2C2IF	_	0000
IFS6 080C IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF		_			—	_	—	_	_	_	_	CRCIF	U2EIF	U1EIF	_	0000
IFS8 0810 IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	JTAGIF	AGIF ICDIF	—	_	_	_	—	—	_	—	_	_	_	—	—	—	0000
IFS9 0812 IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826	2 —	AGIF ICDIF		_	_	_	_	—	_	_	_	_	_	_	_	PWM3IF	0000
IEC0 0820 IEC1 0822 IEC2 0824 IEC3 0826)		_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC1 0822 IEC2 0824 IEC3 0826	-		_	_	_	_	_	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC2 0824 IEC3 0826		– DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC3 0826	2 U2TXIE	TXIE U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
	-		_	_	_	_	_	—	_	IC4IE	IC3IE	DMA3IE	_	_	SPI2IE	SPI2EIE	0000
IEC4 0828	;		_	_	_	QEI1IE	PSEMIE	—	_	_	_	_	_	MI2C2IE	SI2C2IE	_	0000
	- 1		CTMUIE	_	_	_	_	—	_	_	_	_	CRCIE	U2EIE	U1EIE	_	0000
IEC5 082A	PWM2IE	M2IE PWM1IE	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IEC6 082C	- 1		_	_	_	_	_	—	_	_	_	_	_	_	_	PWM3IE	0000
IEC8 0830	JTAGIE	AGIE ICDIE	—	-		_	_	—	_	_	-	-	_	_	_	_	0000
IEC9 0832	2 —		—	-		_	_	—	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0 0840) _		T1IP<2:0>			(OC1IP<2:0)>	_		IC1IP<2:0>		_	I	NT0IP<2:0>		4444
IPC1 0842	2 —		T2IP<2:0>			(OC2IP<2:0)>	_		IC2IP<2:0>		_	D	MA0IP<2:0>		4444
IPC2 0844	-	– u	J1RXIP<2:0	>		ŝ	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3 0846	;		—	-		D	MA1IP<2:	0>	_		AD1IP<2:0>		_	L	J1TXIP<2:0>		0444
IPC4 0848			CNIP<2:0>				CMIP<2:0	>	_		MI2C1IP<2:0	>	_	S	I2C1IP<2:0>		4444
IPC5 084A	· -		—	_	_	_	—	—	—	_	_	_	—	I	NT1IP<2:0>		0004
IPC6 084C	- 1		T4IP<2:0>			(OC4IP<2:0)>	_		OC3IP<2:0>		_	D	MA2IP<2:0>		4444
IPC7 084E	_	U	J2TXIP<2:0	>		L	J2RXIP<2:(0>	_		INT2IP<2:0>		_		T5IP<2:0>		4444
IPC8 0850) _		—	-		C	C1RXIP<2:	0>	_		SPI2IP<2:0>		_	S	PI2EIP<2:0>		0444
IPC9 0852	2 —		_	-			IC4IP<2:02	>	_		IC3IP<2:0>		_	D	MA3IP<2:0>		0444
IPC12 0858	- 1		_	_	_	N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	_	_	—	_	0440
IPC14 085C	- :		_	_	_	(QEI1IP<2:0)>	_		PSEMIP<2:0	>	_	_	—	_	0440
IPC16 0860)		CRCIP<2:0	>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	—	_	4440
IPC19 0866	; _		_	_	_		—	—			CTMUIP<2:0	>	_	_	_		0040
IPC23 086E		— F	WM2IP<2:0)>	_	Р	WM1IP<2:	0>	_		_	_	_	_	_	_	4400
IPC24 0870	-																T

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

	-	SV SI ACE BOON						
0/11			Before		After			
O/U, R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description	
O, Read		DSRPAG = 0x1FF	1	EDS: Last page	DSRPAG = 0x1FF	0	See Note 1	
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page	
O, Read	Or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1	
O, Write		DSWPAG = 0x1FF	1	EDS: Last page	DSWPAG = 0x1FF	0	See Note 1	
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1	
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1	
U, Read	[//11 -]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page	

TABLE 4-61: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and PSV SPACE BOUNDARIES^(2,3,4)

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

	Vector	IRQ		Inte	errupt Bit L	ocation
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
	High	est Natura	I Order Priority			
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0<4>	IEC0<4>	IPC1<2:0>
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
DMA1 – DMA Channel 1	22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>
Reserved	23	15	0x000032			_
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>
CM – Comparator Combined Event	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>
Reserved	29-31	21-23	0x00003E-0x000042			_
DMA2 – DMA Channel 2	32	24	0x000044	IFS1<8>	IEC1<8>	IPC6<2:0>
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>
T4 – Timer4	35	27	0x00004A	IFS1<11>	IEC1<11>	IPC6<14:12>
T5 – Timer5	36	28	0x00004C	IFS1<12>	IEC1<12>	IPC7<2:0>
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>
U2TX – UART2 Transmitter	39	31	0x000052	IFS1<15>	IEC1<15>	IPC7<14:12>
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>
C1RX – CAN1 RX Data Ready ⁽¹⁾	42	34	0x000058	IFS2<2>	IEC2<2>	IPC8<10:8>
C1 – CAN1 Event ⁽¹⁾	43	35	0x00005A	IFS2<3>	IEC2<3>	IPC8<14:12>
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>
Reserved	47-56	39-48	0x000062-0x000074	—	—	—
SI2C2 – I2C2 Slave Event	57	49	0x000076	IFS3<1>	IEC3<1>	IPC12<6:4>
MI2C2 – I2C2 Master Event	58	50	0x000078	IFS3<2>	IEC3<2>	IPC12<10:8>
Reserved	59-64	51-56	0x00007A-0x000084		_	
PSEM – PWM Special Event Match ⁽²⁾	65	57	0x000086	IFS3<9>	IEC3<9>	IPC14<6:4>

TABLE 7-1: INTERRUPT VECTOR DETAILS

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 8-3: DMAXSTAH: DMA CHANNEL X START ADDRESS REGISTER A (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA<	23:16>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable b	it	U = Unimpler	mented bit, read	as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STA<23:16>: Primary Start Address bits (source or destination)

REGISTER 8-4: DMAXSTAL: DMA CHANNEL x START ADDRESS REGISTER A (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 STA<15:0>: Primary Start Address bits (source or destination)

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1 ⁽³⁾	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2 ⁽³⁾	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A ⁽³⁾	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B ⁽³⁾	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index ⁽³⁾	INDX1	RPINR15	INDX1R<6:0>
QEI1 Home ⁽³⁾	HOME1	RPINR15	HOM1R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
CAN1 Receive ⁽²⁾	C1RX	RPINR26	C1RXR<6:0>
PWM Sync Input 1 ⁽³⁾	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead-Time Compensation 1 ⁽³⁾	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead-Time Compensation 2 ⁽³⁾	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead-Time Compensation 3 ⁽³⁾	DTCMP3	RPINR39	DTCMP3R<6:0>

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

12.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

12.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL increases
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

	D MALO					
	1	U-0	0-0	0-0	0-0	U-0
DMABS1	DMABS0		—	—	—	—
						bit 8
					DAMO	
0-0	0-0		1	-	-	R/W-0
—	—	FSA4	FSA3	FSA2	FSA1	FSA0
						bit 0
bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				ared	x = Bit is unkn	own
101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	fers in RAM fers in RAM fers in RAM ers in RAM ers in RAM ers in RAM	,				
-						
11111 = Rea	d Buffer RB31	with Buffer b	its			
	DMABS<2:0 111 = Reserv 110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplement FSA<4:0>: F 11111 = Rea	DMABS1 DMABS0 U-0 U-0 — — bit W = Writable to the second seco	DMABS1 DMABS0 — U-0 U-0 R/W-0 — — FSA4 bit W = Writable bit POR '1' = Bit is set DMABS 2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 010 = 6 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM 011 = 6 buffers in RAM 001 = 6 buffers in RAM 001 = 8 buffers in RAM 001 = 8 buffers in RAM 000 = 4 buffers in RAM 111 = Read Buffer RB31	DMABS1 DMABS0 — — U-0 U-0 R/W-0 R/W-0 — — FSA4 FSA3 bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is clear DMABS -: :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS : DMA Buffers in RAM :0' = Bit is clear 100 = 16 buffers in RAM :01 = 12 buffers in RAM :01 = 8 buffers in RAM 001 = 6 buffers in RAM :00 = 4 buffers in RAM :00 = 4 buffers in RAM 000 = 4 buffers in RAM :0' = FIFO Area Starts with Buffer bits :1111 = Read Buffer RB31	DMABS1 DMABS0 — <th< td=""><td>DMABS1 DMABS0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 FSA4 FSA3 FSA2 FSA1 bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn DMABS 2:0>: DMA Buffer Size bits 111 = Reserved 10 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 000 = 4 buffers in RAM Unimplemented: Read as '0' FSA FSA FSA FSA FSA U111 = Read Buffer RB31 East with Buffer bits 1111 = Read Buffer RB31</td></th<>	DMABS1 DMABS0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 FSA4 FSA3 FSA2 FSA1 bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn DMABS 2:0>: DMA Buffer Size bits 111 = Reserved 10 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 000 = 4 buffers in RAM Unimplemented: Read as '0' FSA FSA FSA FSA FSA U111 = Read Buffer RB31 East with Buffer bits 1111 = Read Buffer RB31

REGISTER 21-4: CxFCTRL: ECANx FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0	
bit 15	1	1	1				bit	
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDTC	
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	111 = Reserv 110 = Reserv 101 = PTG m 100 = PTG m 011 = PTG m 010 = PTG m 001 = PTG m		urce will be T3 urce will be T2 urce will be T1 urce will be TA urce will be Fc	BCLK PCLK ICLK D DSC				
bit 12-8	PTGDIV<4:0>: PTG Module Clock Prescaler (divider) bits 11111 = Divide-by-32 11110 = Divide-by-31 • • • • • • • • • • • • •							
bit 7-4	PTGPWD<3:0 1111 = All trig 1110 = All trig 0001 = All trig	D>: PTG Trigge gger outputs ar gger outputs ar gger outputs ar	e 16 PTG cloc e 15 PTG cloc e 2 PTG clock	k cycles wide k cycles wide cycles wide				
bit 3	-	ted: Read as '						
bit 2-0	PTGWDT<2:0 111 = Watcho 110 = Watcho 101 = Watcho 011 = Watcho 011 = Watcho 010 = Watcho 010 = Watcho		Watchdog Tir ime-out after 5 ime-out after 2 ime-out after 1 ime-out after 3 ime-out after 3 ime-out after 1 ime-out after 8	12 PTG clock 56 PTG clock 28 PTG clock 4 PTG clocks 2 PTG clocks 6 PTG clocks 6 PTG clocks	S S	5		

REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 24-12: PTGQPTR: PTG STEP QUEUE POINTER REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—		_	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_			PTGQPTR<4:0>						
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **PTGQPTR<4:0>:** PTG Step Queue Pointer Register bits This register points to the currently active Step command in the Step queue.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-13: PTGQUEX: PTG STEP QUEUE REGISTER x (x = 0-7)^(1,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0	
			STEP(2x +	- 1)<7:0> (2)			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STEP(2x)<7:0> ⁽²⁾							
bit 7 bi							

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	STEP(2x + 1)<7:0>: PTG Step Queue Pointer Register bits ⁽²⁾
	A queue location for storage of the STEP(2x + 1) command byte.
bit 7-0	STEP(2x)<7:0>: PTG Step Queue Pointer Register bits ⁽²⁾
	A queue location for storage of the STEP(2x) command byte.

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
 - 2: Refer to Table 24-1 for the Step command encoding.

3: The Step registers maintain their values on any type of Reset.

NOTES:

29.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

29.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

DC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Operating Voltage								
DC10	Vdd	Supply Voltage	3.0		3.6	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	-	_	Vss	V		
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	_	—	V/ms	0V-1V in 100 ms	

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must have a low series resistance (< 1 Ohm)	

Note 1: Typical VCAP voltage = 1.8 volts when VDD \geq VDDMIN.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X






FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

NOTES:

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		MILLIM	ETERS	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A