

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| 2 0 0 0 0 0                |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPs   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART                    |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT                   |
| Number of I/O              | 53  |
| Program Memory Size        | 64KB (22K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | · · · · · · · · · · · · · · · · · · ·   |
| RAM Size                   | 4K x 16   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep64mc506-i-pt |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| TABLE 4  | -12:  | PWM RI   | EGISTE   | R MAP  | FOR de | sPIC33E | PXXXN  | AC20X/50 | DX AND F | PIC24EP | PXXXM | C20X [ | DEVICE | S ONI | _Y    |            |       |               |
|--|-------|----------|--|--------|--------|---------|--------|----------|----------|---------|-------|--------|--------|-------|-------|------------|-------|---------------|
| File Name  | Addr. | Bit 15   | Bit 14   | Bit 13 | Bit 12 | Bit 11  | Bit 10 | Bit 9    | Bit 8    | Bit 7   | Bit 6 | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1      | Bit 0 | All<br>Resets |
| PTCON  | 0C00  | PTEN     | PTEN - PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN SYNCEN SYNCSRC<2:0> SEVTPS<3:0> 0000 |        |        |         |        |          |          |         | 0000  |        |        |       |       |            |       |               |
| PTCON2   | 0C02  | _        | —  | _      | _      | _       | —      | _        | —        | —       | _     | —      | _      | —     |       | PCLKDIV<2: | 0>    | 0000          |
| PTPER  | 0C04  |          | PTPER<15:0> 00F8   |        |        |         |        |          |          |         | 00F8  |        |        |       |       |            |       |               |
| SEVTCMP  | 0C06  |          |  |        |        |         |        |          | SEVTCMP< | 5:0>    |       |        |        |       |       |            |       | 0000          |
| MDC  | 0C0A  |          |  |        |        |         |        |          | MDC<15:  | )>      |       |        |        |       |       |            |       | 0000          |
| CHOP   | 0C1A  | CHPCLKEN | IPCLKEN CHOPCLK<9:0> 0000  |        |        |         |        |          |          |         |       |        |        |       |       |            |       |               |
| PWMKEY   | 0C1E  |          | PWMKEY<15:0> 0000  |        |        |         |        |          |          |         |       |        |        |       |       |            |       |               |
| Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. |       |          |  |        |        |         |        |          |          |         |       |        |        |       |       |            |       |               |

## TABLE 4-13: PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

|           | 10.   |         |        |         |   |          | I OIT U |          |           |          |        | 1102-         |        |         |          |         |         |      |
|-----------|-------|---------|--------|---------|---|----------|---------|----------|-----------|----------|--------|---------------|--------|---------|----------|---------|---------|------|
| File Name | Addr. | Bit 15  | Bit 14 | Bit 13  | I3         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0 |          |         |          |           |          | Bit 0  | All<br>Resets |        |         |          |         |         |      |
| PWMCON1   | 0C20  | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN  | CLIEN    | TRGIEN  | ITB      | MDCS      | DTC<     | :1:0>  | DTCP          | _      | MTBS    | CAM      | XPRES   | IUE     | 0000 |
| IOCON1    | 0C22  | PENH    | PENL   | POLH    | POLL  | PMOD     | <1:0>   | OVRENH   | OVRENL    | OVRDA    | T<1:0> | FLTDA         | T<1:0> | CLDA    | T<1:0>   | SWAP    | OSYNC   | C000 |
| FCLCON1   | 0C24  | _       |        | (       | CLSRC<4:  | 0>       |         | CLPOL    | CLMOD     |          | FL     | TSRC<4:       | )>     |         | FLTPOL   | FLTMO   | D<1:0>  | 0000 |
| PDC1      | 0C26  |         |        |         |   |          |         |          | PDC1<15:0 | )>       |        |               |        |         |          |         |         | FFF8 |
| PHASE1    | 0C28  |         |        |         | PHASE1<15:0>  |          |         |          |           | 0000     |        |               |        |         |          |         |         |      |
| DTR1      | 0C2A  | _       | _      |         | DTR1<13:0>  |          |         |          |           | 0000     |        |               |        |         |          |         |         |      |
| ALTDTR1   | 0C2C  | _       | _      |         |   |          |         |          | А         | LTDTR1<1 | 3:0>   |               |        |         |          |         |         | 0000 |
| TRIG1     | 0C32  |         |        |         |   |          |         |          | TRGCMP<18 | 5:0>     |        |               |        |         |          |         |         | 0000 |
| TRGCON1   | 0C34  |         | TRGDI  | V<3:0>  |   | _        | _       | _        | _         | _        | _      |               |        | TRG     | STRT<5:0 | >       |         | 0000 |
| LEBCON1   | 0C3A  | PHR     | PHF    | PLR     | PLF   | FLTLEBEN | CLLEBEN | _        | _         | _        | _      | BCH           | BCL    | BPHH    | BPHL     | BPLH    | BPLL    | 0000 |
| LEBDLY1   | 0C3C  | _       | _      | —       | —   |          |         |          |           |          | LEB<11 | :0>           |        |         |          |         |         | 0000 |
| AUXCON1   | 0C3E  | —       | —      | _       |   |          | BLANKS  | SEL<3:0> |           | _        | _      |               | CHOPS  | EL<3:0> |          | CHOPHEN | CHOPLEN | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies

## 7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

## 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

| U-0             | U-0   | U-0              | U-0   | U-0              | U-0              | U-0             | U-0   |
|-----------------|-------|------------------|-------|------------------|------------------|-----------------|-------|
| —               | —     | —                | —     | —                | —                | _               | —     |
| bit 15          |       |                  |       |                  | •                |                 | bit 8 |
|                 |       |                  |       |                  |                  |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0            | R/W-0           | R/W-0 |
|                 |       |                  | STB<  | 23:16>           |                  |                 |       |
| bit 7           |       |                  |       |                  |                  |                 | bit 0 |
|                 |       |                  |       |                  |                  |                 |       |
| Legend:         |       |                  |       |                  |                  |                 |       |
| R = Readable    | bit   | W = Writable     | bit   | U = Unimpler     | mented bit, read | l as '0'        |       |
| -n = Value at P | POR   | '1' = Bit is set |       | '0' = Bit is cle | eared            | x = Bit is unkr | nown  |
|                 |       |                  |       |                  |                  |                 |       |

#### REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: Secondary Start Address bits (source or destination)

#### REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
|                 |       |                  | STB   | <15:8>            |                 |                 |       |
| bit 15          |       |                  |       |                   |                 |                 | bit 8 |
|                 |       |                  |       |                   |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0             | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | STE   | 3<7:0>            |                 |                 |       |
| bit 7           |       |                  |       |                   |                 |                 | bit 0 |
| Legend:         |       |                  |       |                   |                 |                 |       |
| R = Readable    | bit   | W = Writable b   | bit   | U = Unimplen      | nented bit, rea | ad as '0'       |       |
| -n = Value at P | POR   | '1' = Bit is set |       | '0' = Bit is clea | ared            | x = Bit is unkı | nown  |

bit 15-0 **STB<15:0>:** Secondary Start Address bits (source or destination)

# 11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS70598) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 11.1 Parallel I/O (PIO) Ports

Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Latch register (LATx) read the latch. Writes to the Latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





| U-0     | U-0   | U-0   | U-0   | U-0        | U-0   | U-0   | U-0   |
|---------|-------|-------|-------|------------|-------|-------|-------|
| —       | —     | —     | —     | —          | —     | —     | —     |
| bit 15  | •     |       |       |            | •     |       | bit 8 |
|         |       |       |       |            |       |       |       |
| U-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 | R/W-0 |
| _       |       |       |       | OCFAR<6:0> | >     |       |       |
| bit 7   | •     |       |       |            |       |       | bit 0 |
|         |       |       |       |            |       |       |       |
| Leaend: |       |       |       |            |       |       |       |

#### REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | 1 as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

# 14.2 Input Capture Registers

#### REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

| U-0    | U-0 | R/W-0  | R/W-0   | R/W-0   | R/W-0   | U-0 | U-0   |
|--------|-----|--------|---------|---------|---------|-----|-------|
| _      | —   | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSEL0 |     | —     |
| bit 15 |     |        |         |         |         |     | bit 8 |

| U-0   | R/W-0 | R/W-0 | R/HC/HS-0 | R/HC/HS-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-----------|-----------|-------|-------|-------|
| —     | ICI1  | ICI0  | ICOV      | ICBNE     | ICM2  | ICM1  | ICM0  |
| bit 7 |       |       |           |           |       |       | bit 0 |

| Legend:           | HC = Hardware Clearable bit | HS = Hardware Settable b  | bit                |
|-------------------|-----------------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared      | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13    | ICSIDL: Input Capture Stop in Idle Control bit  |
|           | 1 = Input capture will Halt in CPU Idle mode  |
|           | 0 = Input capture will continue to operate in CPU Idle mode   |
| bit 12-10 | ICTSEL<2:0>: Input Capture Timer Select bits  |
|           | 111 = Peripheral clock (FP) is the clock source of the ICx  |
|           | 110 = Reserved  |
|           | 101 = Reserved  |
|           | 100 = T1CLK is the clock source of the ICx (only the synchronous clock is supported)<br>011 = T5CLK is the clock source of the ICx                          |
|           | 010 = T4CLK is the clock source of the ICx  |
|           | 001 = T2CLK is the clock source of the ICx  |
|           | 000 = T3CLK is the clock source of the ICx  |
| bit 9-7   | Unimplemented: Read as '0'  |
| bit 6-5   | ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)  |
|           | 11 = Interrupt on every fourth capture event  |
|           | 10 = Interrupt on every third capture event   |
|           | 01 = Interrupt on every second capture event<br>00 = Interrupt on every capture event   |
| bit 4     | ICOV: Input Capture Overflow Status Flag bit (read-only)  |
| bit 4     | 1 = Input capture buffer overflow occurred  |
|           | 0 = No input capture buffer overflow occurred   |
| bit 3     | ICBNE: Input Capture Buffer Not Empty Status bit (read-only)  |
|           | 1 = Input capture buffer is not empty, at least one more capture value can be read  |
|           | 0 = Input capture buffer is empty   |
| bit 2-0   | ICM<2:0>: Input Capture Mode Select bits  |
|           | 111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)        |
|           | 110 = Unused (module is disabled)   |
|           | 101 = Capture mode, every 16th rising edge (Prescaler Capture mode)   |
|           | <ul> <li>100 = Capture mode, every 4th rising edge (Prescaler Capture mode)</li> <li>011 = Capture mode, every rising edge (Simple Capture mode)</li> </ul> |
|           | 010 = Capture mode, every falling edge (Simple Capture mode)  |
|           | 001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)  |
|           | 000 = Input capture module is turned off  |

#### 17.2 QEI Control Registers

|  | REGISTER 17-1: | QEI1CON: QEI1 CONTROL REGISTER |
|--|----------------|--------------------------------|
|--|----------------|--------------------------------|

| U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         —       INTDIV2 <sup>(3)</sup> INTDIV1 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         bit 7  |              |  |  |  |  |  |                                   |                     |
|--|--------------|--|--|--|--|--|-----------------------------------|---------------------|
| bit 15       bit 2         U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         -       INTDIV2 <sup>(3)</sup> INTDIV1 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         -       INTDIV2 <sup>(3)</sup> INTDIV1 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         -       INTDIV2 <sup>(3)</sup> INTDIV1 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         bit 7       -       intdividue       W= Writable bit       U = Unimplemented bit, read as '0'       bit 15       GEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Module counters are enabled       0 = Module counters are disabled, but SFRs can be read or written to         bit 13       GEISDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       PIMOD-2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved       100 = Modulo Count mode for position counter         100 = Next index event after home event initializes position counter with contents of QEI1IC register       100 = Next index input event initializes position counter with contents of QEI1IC register       100 = Index input event dees not affect position coun  | R/W-0        | U-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0                             | R/W-0               |
| U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         -       INTDIV2 <sup>(3)</sup> INTDIV1 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         bit 7       bit 0       Dit 7       Dit 7       Dit 7       Dit 7       Dit 7         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       Dit 7         en value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN:       Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0         0 = Module counters are enabled       0 = Module counters are disabled, but SFRs can be read or written to       Dit 13       QEISDL: QEI Stop in Idle Mode bit         1 = Discontinues module operation in Idle mode       0 = Continues module operation in Idle mode       Di Continues module operation on In Idle mode         Dit 12-10       PIMOD<2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved         100 = Modulo Count mode for position counter       101 = Resets the position counter       101 = Resets the position counter with contents of QEI1IC register         101 = Resets the position counter when the position counter with contents of QEI1IC register       000 = Index input e  | QEIEN        | _  | QEISIDL  | PIMOD2 <sup>(1)</sup>  | PIMOD1 <sup>(1)</sup>  | PIMOD0 <sup>(1)</sup>                                      | IMV1 <sup>(2)</sup>               | IMV0 <sup>(2)</sup> |
| -       INTDIV2 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         bit 7       bit 7       bit 0         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit 0         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are disabled, but SFRs can be read or written to         bit 14       Unimplemented: Read as '0'       Bit is cleared       x = Bit is unknown         bit 13       QEISDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation unter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved       110 = Modulo Count mode for position counter         10 = Resets the position counter when the position counter with contents of QEI1IC register       100 = Second index event after home event initializes position counter with contents of QEI1IC register         10 = Next index input event frees the position counter       111 = Reserved       112 = Rise index input event mees the position counter         11 = First index event after home event initializes position counter with contents of QEI1IC register       100 = Next index input event mees the position counter         10 = Next ind   | bit 15       |  |  |  |  |  |                                   | bit 8               |
| -       INTDIV2 <sup>(3)</sup> INTDIV0 <sup>(3)</sup> CNTPOL       GATEN       CCM1       CCM0         bit 7       bit 7       bit 0         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit 0         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are disabled, but SFRs can be read or written to         bit 14       Unimplemented: Read as '0'       Bit is cleared       x = Bit is unknown         bit 13       QEISDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation unter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved       110 = Modulo Count mode for position counter         10 = Resets the position counter when the position counter with contents of QEI1IC register       100 = Second index event after home event initializes position counter with contents of QEI1IC register         10 = Next index input event frees the position counter       111 = Reserved       112 = Rise index input event mees the position counter         11 = First index event after home event initializes position counter with contents of QEI1IC register       100 = Next index input event mees the position counter         10 = Next ind   |              |  |  |  |  |  |                                   |                     |
| bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Module counters are enabled         0 = Module counters are disabled, but SFRs can be read or written to       0 = Module counters are disabled, but SFRs can be read or written to         bit 14       Unimplemented: Read as '0'       0 = Continues module operation when device enters Idle mode         0 = Continues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       PIMOD-2:0-: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved       110 = Resets the position counter         101 = Resets the position counter when the position counter with contents of QEI1IC register         101 = Nexet input event after home event initializes position counter with contents of QEI1IC register         010 = Next index input event resets the position counter         011 = Every index input event resets the position counter         012 = Nease B match occurs when QEB = 1         0 = Phase B match occurs when QEB = 0         bit 8       IMV0: Index Match Value for Phase A bit <sup>(2)</sup> 1 = Phase A match occurs when QEA = 1 <t< td=""><td>U-0</td><td></td><td></td><td></td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td></t<>   | U-0          |  |  |  | R/W-0  | R/W-0  | R/W-0                             | R/W-0               |
| Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0         0 = Module counters are enabled       0 = Module counters are disabled, but SFRs can be read or written to       0         bit 14       Unimplemented: Read as '0'       0         bit 13       QEISIDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         11 = Reserved       111 = Reserved         110 = Modulo Count mode for position counter       101 = Resets the position counter when the position counter equals QEI1GEC register         100 = Second index event after home event initializes position counter with contents of QEI1IC register       100 = Second index event after home event initializes position counter with contents of QEI1IC register         101 = First index vent after home event initializes position counter with contents of QEI1IC register       001 = Every index input event resets the position counter         010 = Next index input event does not affect position counter       001 = Every index input event after home event initializes position counter with contents of QEI1IC register  |              | INTDIV2 <sup>(3)</sup>   | INTDIV1 <sup>(3)</sup>   | INTDIV0 <sup>(3)</sup>   | CNTPOL   | GATEN  | CCM1                              |                     |
| R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Bit is cleared       x = Bit is unknown         bit 15       QEISIDL: QEI Stop in Idle Mode bit       1 = Module counters are disabled, but SFRs can be read or written to       bit 14         Unimplemented: Read as '0'       East as '0'       East as '0'       East as '0'         bit 13       QEISIDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       PIMOD<2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved         110 = Modulo Count mode for position counter       10 = Second index event after home event initializes position counter with contents of QEI1IC register         100 = Second index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes the position counter         101 = Reserved       III = First index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes position counter with contents of QEI1IC register         102 = Mext index input event does not affect position counter       01 = Phase  | bit 7        |  |  |  |  |  |                                   | bit 0               |
| R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Bit is cleared       x = Bit is unknown         bit 15       QEISIDL: QEI Stop in Idle Mode bit       1 = Module counters are disabled, but SFRs can be read or written to       bit 14         Unimplemented: Read as '0'       East as '0'       East as '0'       East as '0'         bit 13       QEISIDL: QEI Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       PIMOD<2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved         110 = Modulo Count mode for position counter       10 = Second index event after home event initializes position counter with contents of QEI1IC register         100 = Second index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes the position counter         101 = Reserved       III = First index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes position counter with contents of QEI1IC register         102 = Mext index input event does not affect position counter       01 = Phase  | Logondy      |  |  |  |  |  |                                   |                     |
| n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Bit is unknown         bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit       1 = Module counters are enabled       0 = Bit is unknown         bit 14       Unimplemented: Read as '0'       0'       0'       Bit is cleared       0 = Continues module operation when device enters ldle mode       0 = Continues module operation in ldle mode         bit 12-10       PIMOD<2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved         110 = Modulo Count mode for position counter       10 = Second index event after home event initializes position counter with contents of QEI11C register         100 = Second index event after home event initializes position counter with contents of QEI11C register       10 = Next index input event resets the position counter with contents of QEI11C register         101 = Every index input event resets the position counter       00 = Index input event does not affect position counter         001 = Every index input event genst bit <sup>(2)</sup> 1 = Phase B match occurs when QEB = 1         011 = Phase B match occurs when QEB = 1       0 = Phase B match occurs when QEA = 1         015 = Phase A match occurs when QEA = 1       0 = Phase A match occurs when QEA = 1         015 = Phase A match occurs when QEA =  |              | lo hit   |  | hit  | II – Unimplor  | monted bit read  | ac '0'                            |                     |
| bit 15       QEIEN: Quadrature Encoder Interface Module Counter Enable bit         1 = Module counters are enabled       0 = Module counters are disabled, but SFRs can be read or written to         bit 14       Unimplemented: Read as '0'         bit 13       QEISIDL: QEI Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         11 = Discontinues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved         110 = Modulo Count mode for position counter       100 = Second index event after home event initializes position counter with contents of QEI1IC register         011 = First index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event resets the position counter         001 = Nevery index input eve  |              |  |  |  | •  |  |                                   |                     |
| <ul> <li>1 = Module counters are enabled</li> <li>0 = Module counters are disabled, but SFRs can be read or written to</li> <li>bit 14</li> <li>Unimplemented: Read as '0'</li> <li>bit 13</li> <li>QEISIDL: QEI Stop in Idle Mode bit</li> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>0 = Continues module operation counter Initialization Mode Select bits<sup>(1)</sup></li> <li>111 = Reserved</li> <li>110 = Modulo Count mode for position counter</li> <li>101 = Resets the position counter when the position counter equals QEI1GEC register</li> <li>100 = Second index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event initializes the position counter with contents of QEI1IC register</li> <li>010 = Next index input event resets the position counter with contents of QEI1IC register</li> <li>011 = Every index input event resets the position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index Match Value for Phase B bit<sup>(2)</sup></li> <li>1 = Phase B match occurs when QEB = 1</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>bit 8</li> <li>IMV0: Index Match Value for Phase A bit<sup>(2)</sup></li> <li>1 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 0</li> <li>bit 7</li> <li>Unimplemented: Read as '0'</li> </ul> | -n = value a | PUR  | I = Bit is set   |  | 0 = Bit is cle   | ared   | x = Bit is unkr                   | lown                |
| bit 13       QEISDL: QEI Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       PIMOD<2:0>: Position Counter Initialization Mode Select bits <sup>(1)</sup> 111 = Reserved       110 = Modulo Count mode for position counter         100 = Modulo Count mode for position counter       101 = Resets the position counter when the position counter equals QEI1GEC register         100 = Second index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes the position counter with contents of QEI1IC register         011 = First index event after home event initializes position counter with contents of QEI1IC register       010 = Next index input event initializes the position counter with contents of QEI1IC register         011 = Every index input event resets the position counter       001 = Every index input event for position counter         001 = Index input event does not affect position counter       000 = Index input event does not affect position counter         001 = Phase B match occurs when QEB = 1       0 = Phase B match occurs when QEB = 0         0it 8       IMV0: Index Match Value for Phase A bit <sup>(2)</sup> 1 = Phase A match occurs when QEA = 1       0 = Phase A match occurs when QEA = 0         0it 7       Unimplemented: Read as '0'   | bit 15       | 1 = Module co  | ounters are ena  | abled  |  |  |                                   |                     |
| <ul> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>bit 12-10</li> <li>PIMOD&lt;2:0&gt;: Position Counter Initialization Mode Select bits<sup>(1)</sup></li> <li>111 = Reserved</li> <li>10 = Modulo Count mode for position counter</li> <li>10 = Resets the position counter when the position counter equals QEI1GEC register</li> <li>100 = Second index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event resets the position counter with contents of QEI1IC register</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event operation when QEB = 1</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>bit 8</li> <li>IMV0: Index Match Value for Phase A bit<sup>(2)</sup></li> <li>1 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 0</li> <li>bit 7</li> <li>Unimplemented: Read as '0'</li> </ul>  | bit 14       | Unimplemen   | ted: Read as '   | 0'   |  |  |                                   |                     |
| <ul> <li>0 = Continues module operation in Idle mode</li> <li>bit 12-10</li> <li>PIMOD&lt;2:0&gt;: Position Counter Initialization Mode Select bits<sup>(1)</sup></li> <li>111 = Reserved</li> <li>10 = Modulo Count mode for position counter</li> <li>101 = Resets the position counter when the position counter equals QEI1GEC register</li> <li>100 = Second index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event resets the position counter with contents of QEI1IC register</li> <li>001 = Every index input event resets the position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event QEB = 1</li> <li>0 = Phase B match occurs when QEB = 1</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>bit 8</li> <li>IMV0: Index Match Value for Phase A bit<sup>(2)</sup></li> <li>1 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 0</li> <li>bit 7</li> </ul>  | bit 13       | QEISIDL: QE  | I Stop in Idle M   | lode bit   |  |  |                                   |                     |
| <ul> <li>111 = Reserved</li> <li>10 = Modulo Count mode for position counter</li> <li>101 = Resets the position counter when the position counter equals QEI1GEC register</li> <li>100 = Second index event after home event initializes position counter with contents of QEI1IC register</li> <li>011 = First index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event initializes the position counter with contents of QEI1IC register</li> <li>011 = Every index input event resets the position counter with contents of QEI1IC register</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event does not affect position counter</li> <li>011 = Phase B match occurs when QEB = 1</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>1 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 0</li> <li>0 = Phase A match occurs when QEA = 0</li> </ul>  |              |  |  |  |  | dle mode   |                                   |                     |
| <ul> <li>110 = Modulo Count mode for position counter</li> <li>101 = Resets the position counter when the position counter equals QEI1GEC register</li> <li>100 = Second index event after home event initializes position counter with contents of QEI1IC register</li> <li>011 = First index event after home event initializes position counter with contents of QEI1IC register</li> <li>010 = Next index input event initializes the position counter with contents of QEI1IC register</li> <li>001 = Every index input event resets the position counter</li> <li>000 = Index input event does not affect position counter</li> <li>000 = Index input event for Phase B bit<sup>(2)</sup></li> <li>1 = Phase B match occurs when QEB = 1</li> <li>0 = Phase B match occurs when QEB = 0</li> <li>bit 8</li> <li>IMV0: Index Match Value for Phase A bit<sup>(2)</sup></li> <li>1 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 1</li> <li>0 = Phase A match occurs when QEA = 0</li> <li>bit 7</li> <li>Unimplemented: Read as '0'</li> </ul>   | bit 12-10    | PIMOD<2:0>   | : Position Cour  | nter Initializatio   | on Mode Selec  | t bits <sup>(1)</sup>                                      |                                   |                     |
| 1 = Phase B match occurs when QEB = 1         0 = Phase B match occurs when QEB = 0         bit 8       IMV0: Index Match Value for Phase A bit <sup>(2)</sup> 1 = Phase A match occurs when QEA = 1         0 = Phase A match occurs when QEA = 0         bit 7       Unimplemented: Read as '0'  |              | 110 = Modulo<br>101 = Resets<br>100 = Second<br>011 = First in<br>010 = Next in<br>001 = Every i | b Count mode f<br>the position co<br>d index event a<br>dex event after<br>idex input even<br>index input even | bunter when the<br>fter home event<br>home event in<br>t initializes the<br>put resets the p | e position cou<br>at initializes posi<br>nitializes positi<br>position coun<br>position counte | sition counter wit<br>on counter with<br>ter with contents | h contents of C<br>contents of QE | EI1IC register      |
| 0 = Phase B match occurs when QEB = 0         bit 8         IMV0: Index Match Value for Phase A bit <sup>(2)</sup> 1 = Phase A match occurs when QEA = 1         0 = Phase A match occurs when QEA = 0         bit 7         Unimplemented: Read as '0'  | bit 9        |  |  |  |  |  |                                   |                     |
| bit 8       IMV0: Index Match Value for Phase A bit <sup>(2)</sup> 1 = Phase A match occurs when QEA = 1         0 = Phase A match occurs when QEA = 0         bit 7       Unimplemented: Read as '0'  |              |  |  |  |  |  |                                   |                     |
| 1 = Phase A match occurs when QEA = 10 = Phase A match occurs when QEA = 0bit 7Unimplemented: Read as '0'  |              |  |  |  |  |  |                                   |                     |
| 0 = Phase A match occurs when QEA = 0         bit 7         Unimplemented: Read as '0'   | bit 8        |  |  |  | 1  |  |                                   |                     |
| bit 7 Unimplemented: Read as '0'   |              |  |  |  |  |  |                                   |                     |
|  | bit 7        |  |  |  |  |  |                                   |                     |
|  |              | •  |  |  | inters onerate   | as timers and th   |                                   | > hits are          |

**Note 1:** When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

## REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

| bit 2 | <b>HOMIEN:</b> Home Input Event Interrupt Enable bit<br>1 = Interrupt is enabled<br>0 = Interrupt is disabled            |
|-------|--|
| bit 1 | <b>IDXIRQ:</b> Status Flag for Index Event Status bit<br>1 = Index event has occurred<br>0 = No Index event has occurred |
| bit 0 | <b>IDXIEN:</b> Index Input Event Interrupt Enable bit<br>1 = Interrupt is enabled<br>0 = Interrupt is disabled           |

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

#### REGISTER 17-17: INT1TMRH: INTERVAL 1 TIMER HIGH WORD REGISTER

| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |
|------------------------------------|-------|-------|---|------------------------------------|-------|-------|-------|
|                                    |       |       | INTTM                                   | R<31:24>                           |       |       |       |
| bit 15                             |       |       |   |                                    |       |       | bit 8 |
|                                    |       |       |   |                                    |       |       |       |
| R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |
|                                    |       |       | INTTM                                   | R<23:16>                           |       |       |       |
| bit 7                              |       |       |   |                                    |       |       | bit 0 |
|                                    |       |       |   |                                    |       |       |       |
| Legend:                            |       |       |   |                                    |       |       |       |
| R = Readable bit W = Writable bit  |       |       | oit                                     | U = Unimplemented bit, read as '0' |       |       |       |
| -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknown |                                    | nown  |       |       |

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

#### REGISTER 17-18: INT1TMRL: INTERVAL 1 TIMER LOW WORD REGISTER

| R/W-0             | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0           | R/W-0 |
|-------------------|-------|------------------|-------|------------------------------------|-------|-----------------|-------|
|                   |       |                  | INTTM | IR<15:8>                           |       |                 |       |
| bit 15            |       |                  |       |                                    |       |                 | bit 8 |
|                   |       |                  |       |                                    |       |                 |       |
| R/W-0             | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0           | R/W-0 |
|                   |       |                  | INTT  | /IR<7:0>                           |       |                 |       |
| bit 7             |       |                  |       |                                    |       |                 | bit 0 |
|                   |       |                  |       |                                    |       |                 |       |
| Legend:           |       |                  |       |                                    |       |                 |       |
| R = Readable I    | bit   | W = Writable b   | bit   | U = Unimplemented bit, read as '0' |       |                 |       |
| -n = Value at POR |       | '1' = Bit is set |       | '0' = Bit is cleared               |       | x = Bit is unkr | nown  |

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

| Legend:C = Writable bit, butR = Readable bitW = Writable bit |       |       |      |        | n to clear the bit<br>mented bit, read |       |       |
|--|-------|-------|------|--------|--|-------|-------|
| bit 7 bit 0  |       |       |      |        |  |       |       |
| IVRIF  | WAKIF | ERRIF | _    | FIFOIF | RBOVIF                                 | RBIF  | TBIF  |
| R/C-0  | R/C-0 | R/C-0 | U-0  | R/C-0  | R/C-0                                  | R/C-0 | R/C-0 |
|  |       |       |      |        |  |       | 2 0   |
| bit 15   |       |       |      |        |  |       | bit 8 |
| _  | —     | ТХВО  | TXBP | RXBP   | TXWAR                                  | RXWAR | EWARN |
| U-0  | U-0   | R-0   | R-0  | R-0    | R-0                                    | R-0   | R-0   |

'0' = Bit is cleared

x = Bit is unknown

#### REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER

'1' = Bit is set

| bit 15-14 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 13    | <b>TXBO:</b> Transmitter in Error State Bus Off bit  |
|           | 1 = Transmitter is in Bus Off state  |
|           | 0 = Transmitter is not in Bus Off state  |
| bit 12    | <b>TXBP:</b> Transmitter in Error State Bus Passive bit  |
|           | <ul><li>1 = Transmitter is in Bus Passive state</li><li>0 = Transmitter is not in Bus Passive state</li></ul>                                |
| bit 11    | <b>RXBP:</b> Receiver in Error State Bus Passive bit   |
|           | 1 = Receiver is in Bus Passive state<br>0 = Receiver is not in Bus Passive state   |
| bit 10    | TXWAR: Transmitter in Error State Warning bit  |
|           | 1 = Transmitter is in Error Warning state<br>0 = Transmitter is not in Error Warning state   |
| bit 9     | RXWAR: Receiver in Error State Warning bit   |
|           | 1 = Receiver is in Error Warning state<br>0 = Receiver is not in Error Warning state   |
| bit 8     | EWARN: Transmitter or Receiver in Error State Warning bit  |
|           | <ul> <li>1 = Transmitter or receiver is in Error Warning state</li> <li>0 = Transmitter or receiver is not in Error Warning state</li> </ul> |
| bit 7     | IVRIF: Invalid Message Interrupt Flag bit  |
|           | <ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>                                       |
| bit 6     | WAKIF: Bus Wake-up Activity Interrupt Flag bit   |
|           | 1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred   |
| bit 5     | ERRIF: Error Interrupt Flag bit (multiple sources in CxINTF<13:8>)   |
|           | <ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>                                       |
| bit 4     | Unimplemented: Read as '0'   |
| bit 3     | FIFOIF: FIFO Almost Full Interrupt Flag bit  |
|           | 1 = Interrupt request has occurred   |
|           | 0 = Interrupt request has not occurred   |
| bit 2     | RBOVIF: RX Buffer Overflow Interrupt Flag bit  |
|           | 1 = Interrupt request has occurred   |

-n = Value at POR

| R-0                               | R-0              | R-0                          | R-0  | R-0  | R-0   | R-0  |  |
|-----------------------------------|------------------|------------------------------|--|--|---|--|--|
|                                   |                  | TERR                         | CNT<7:0>   |  |   |  |  |
|                                   |                  |                              |  |  |   | bit 8  |  |
|                                   |                  |                              |  |  |   |  |  |
| R-0                               | R-0              | R-0                          | R-0  | R-0  | R-0   | R-0  |  |
|                                   |                  | RERR                         | CNT<7:0>   |  |   |  |  |
|                                   |                  |                              |  |  |   | bit 0  |  |
|                                   |                  |                              |  |  |   |  |  |
|                                   |                  |                              |  |  |   |  |  |
| R = Readable bit W = Writable bit |                  |                              | U = Unimplemented bit, read as '0'                 |  |   |  |  |
| OR                                | '1' = Bit is set |                              | '0' = Bit is cleared x = Bit is u                  |  |   | nown   |  |
|                                   | R-0              | R-0 R-0<br>it W = Writable b | TERR<br>R-0 R-0 R-0<br>RERR<br>it W = Writable bit | TERRCNT<7:0>           R-0         R-0         R-0           RERRCNT<7:0>         RERRCNT<7:0> | TERRCNT<7:0>           R-0         R-0         R-0           RERRCNT<7:0>         RERRCNT | TERRCNT<7:0>         R-0       R-0       R-0       R-0         RERRCNT<7:0>       U = Unimplemented bit, read as '0' |  |

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

#### REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | _   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0       | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------|-------|-------|-------|-------|-------|-------|-------|
| SJW1        | SJW0  | BRP5  | BRP4  | BRP3  | BRP2  | BRP1  | BRP0  |
| bit 7 bit 0 |       |       |       |       |       |       |       |

| Legend:           |                  |                             |                                    |  |  |
|-------------------|------------------|-----------------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | J = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown                 |  |  |

| bit 15-8 | Unimplemented: Read as '0' |
|----------|----------------------------|
|----------|----------------------------|

| bit 7-6 | SJW<1:0>: Synchronization Jump Width bits    |
|---------|--|
|         | 11 = Length is 4 x TQ                        |
|         | $10 = \text{Length is } 3 \times \text{Tq}$  |
|         | $01 = \text{Length is } 2 \times \text{T} Q$ |
|         | $00 = \text{Length is } 1 \times \text{Tq}$  |

```
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
```

```
11 1111 = TQ = 2 x 64 x 1/FCAN
```

•

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- 00 0000 = Tq = 2 x 1 x 1/FCAN

## REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|--------|----------|-------|-------|-------|
|        |       |       | PTGC1L | IM<15:8> |       |       |       |
| bit 15 |       |       |        |          |       |       | bit 8 |
|        |       |       |        |          |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|        |       |       | PTGC1L | .IM<7:0> |       |       |       |
| bit 7  |       |       |        |          |       |       | bit C |

| Legena.           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-0 **PTGC1LIM<15:0>:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 Step command or as a limit register for the General Purpose Counter 1.

# REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER<sup>(1)</sup>

| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|--|
| PTGHOLD<15:8> |       |       |       |       |       |       |       |  |  |
| bit 15        |       |       |       |       |       |       | bit 8 |  |  |

| R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
|--------------|-------|-------|-------|-------|-------|-------|-------|--|
| PTGHOLD<7:0> |       |       |       |       |       |       |       |  |
| bit 7 bi     |       |       |       |       |       |       | bit 0 |  |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-0 **PTGHOLD<15:0>:** PTG General Purpose Hold Register bits Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGCOPY command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

| U-0           | U-0           | U-0               | R/W-0          | R/W-0                                   | R/W-0            | R/W-0    | R/W-0   |
|---------------|---------------|-------------------|----------------|---|------------------|----------|---------|
| _             | —             | —                 | DWIDTH4        | DWIDTH3                                 | DWIDTH2          | DWIDTH1  | DWIDTH0 |
| bit 15        |               |                   |                |   |                  |          | bit 8   |
|               |               |                   |                |   |                  |          |         |
| U-0           | U-0           | U-0               | R/W-0          | R/W-0                                   | R/W-0            | R/W-0    | R/W-0   |
| —             | —             | —                 | PLEN4          | PLEN3                                   | PLEN2            | PLEN1    | PLEN0   |
| bit 7         |               |                   |                |   |                  |          | bit 0   |
|               |               |                   |                |   |                  |          |         |
| Legend:       |               |                   |                |   |                  |          |         |
| R = Readable  | e bit         | W = Writable      | bit            | U = Unimpler                            | mented bit, read | l as '0' |         |
| -n = Value at | POR           | '1' = Bit is set  |                | '0' = Bit is cleared x = Bit is unknown |                  |          | nown    |
|               |               |                   |                |   |                  |          |         |
| bit 15-13     | Unimplemen    | ted: Read as '    | 0'             |   |                  |          |         |
| bit 12-8      | DWIDTH<4:0    | >: Data Width     | Select bits    |   |                  |          |         |
|               | These bits se | t the width of th | ne data word ( | DWIDTH<4:0>                             | • + 1).          |          |         |
| bit 7-5       | Unimplemen    | ted: Read as '    | 0'             |   |                  |          |         |
|               |               |                   |                |   |                  |          |         |

#### REGISTER 26-2: CRCCON2: CRC CONTROL REGISTER 2

bit 4-0 **PLEN<4:0>:** Polynomial Length Select bits

These bits set the length of the polynomial (Polynomial Length = PLEN<4:0> + 1).

## 29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

## 29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

# **30.0 ELECTRICAL CHARACTERISTICS**

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

| Ambient temperature under bias  | 40°C to +125°C       |
|---|----------------------|
| Storage temperature   | 65°C to +150°C       |
| Voltage on VDD with respect to Vss  | -0.3V to +4.0V       |
| Voltage on any pin that is not 5V tolerant, with respect to Vss <sup>(3)</sup>    | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$      | 0.3V to +5.5V        |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(3)</sup> | -0.3V to +3.6V       |
| Maximum current out of Vss pin  |                      |
| Maximum current into Vod pin <sup>(2)</sup>                                       |                      |
| Maximum current sunk/sourced by any 4x I/O pin                                    | 15 mA                |
| Maximum current sunk/sourced by any 8x I/O pin                                    | 25 mA                |
| Maximum current sunk by all ports <sup>(2,4)</sup>                                | 200 mA               |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
  - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
  - 4: Exceptions are: dsPIC33EPXXXGP502, dsPIC33EPXXXMC202/502 and PIC24EPXXXGP/MC202 devices, which have a maximum sink/source capability of 130 mA.


## 30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

#### TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

|                    | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |
|--------------------|--|
| AC CHARACTERISTICS | $\begin{array}{llllllllllllllllllllllllllllllllllll$                     |
|                    | Characteristics".  |

#### FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param<br>No. | Symbol | Characteristic        | Min. | Тур. | Max. | Units | Conditions  |
|--------------|--------|-----------------------|------|------|------|-------|---|
| DO50         | Cosco  | OSC2 Pin              | _    | —    | 15   |       | In XT and HS modes, when<br>external clock is used to drive<br>OSC1 |
| DO56         | Сю     | All I/O Pins and OSC2 | —    |      | 50   | pF    | EC mode   |
| DO58         | Св     | SCLx, SDAx            | _    | —    | 400  | pF    | In I <sup>2</sup> C™ mode   |



| TABLE 30-23: TIME | R1 EXTERNAL CLOCK TIMING REQUIREMENTS <sup>(1)</sup> | ) |
|-------------------|--|---|
|-------------------|--|---|


| AC CHARACTERISTICS |           |  |                     | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |         |               |       |   |  |
|--------------------|-----------|--|---------------------|---|---------|---------------|-------|---|--|
| Param<br>No.       | Symbol    | Characteristic <sup>(2)</sup>  |                     | Min.  | n. Typ. | Max.          | Units | Conditions  |  |
| TA10               | ТтхН      | T1CK High<br>Time  | Synchronous<br>mode | Greater of:<br>20 or<br>(Tcy + 20)/N  |         | _             | ns    | Must also meet<br>Parameter TA15,<br>N = prescaler value<br>(1, 8, 64, 256) |  |
|                    |           |  | Asynchronous        | 35  | _       | —             | ns    |   |  |
| TA11               | ΤτχL      | T1CK Low<br>Time   | Synchronous<br>mode | Greater of:<br>20 or<br>(Tcy + 20)/N  |         | _             | ns    | Must also meet<br>Parameter TA15,<br>N = prescaler value<br>(1, 8, 64, 256) |  |
|                    |           |  | Asynchronous        | 10  | _       | _             | ns    |   |  |
| TA15               | ΤτχΡ      | T1CK Input<br>Period   | Synchronous mode    | Greater of:<br>40 or<br>(2 Tcy + 40)/N  | _       | _             | ns    | N = prescale value<br>(1, 8, 64, 256)                                       |  |
| OS60               | Ft1       | T1CK Oscillator Input<br>Frequency Range (oscillator<br>enabled by setting bit, TCS<br>(T1CON<1>)) |                     | DC  |         | 50            | kHz   |   |  |
| TA20               | TCKEXTMRL | Delay from External T1CK<br>Clock Edge to Timer<br>Increment                                       |                     | 0.75 Tcy + 40   | —       | 1.75 Tcy + 40 | ns    |   |  |

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.

## 44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                        | MILLIMETERS |          |      |      |  |  |
|------------------------|-------------|----------|------|------|--|--|
| Dimension              | Limits      | MIN      | NOM  | MAX  |  |  |
| Number of Pins         | N           | 64       |      |      |  |  |
| Pitch                  | е           | 0.50 BSC |      |      |  |  |
| Overall Height         | A           | 0.80     | 0.90 | 1.00 |  |  |
| Standoff               | A1          | 0.00     | 0.02 | 0.05 |  |  |
| Contact Thickness      | A3          | 0.20 REF |      |      |  |  |
| Overall Width          | E           | 9.00 BSC |      |      |  |  |
| Exposed Pad Width      | E2          | 5.30     | 5.40 | 5.50 |  |  |
| Overall Length         | D           | 9.00 BSC |      |      |  |  |
| Exposed Pad Length     | D2          | 5.30     | 5.40 | 5.50 |  |  |
| Contact Width          | b           | 0.20     | 0.25 | 0.30 |  |  |
| Contact Length         | L           | 0.30     | 0.40 | 0.50 |  |  |
| Contact-to-Exposed Pad | K           | 0.20     | -    | -    |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

NOTES: