

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp202-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- · Signed, unsigned or mixed-sign DSP multiply (US)
- · Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

	SOMMAN	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

TABLE 3-2: DSP INSTRUCTIONS SUMMARY

4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXXGP/MC20X devices.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

4.3.1 KEY RESOURCES

- "Program Memory" (DS70613) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

4.6 Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified, and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word-sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit is set at MODCON<14>.



FIGURE 4-20: MODULO ADDRESSING OPERATION EXAMPLE

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

bit 15	VAR: Variable Exception Processing Latency Control
	1 = Variable exception processing is enabled
	0 = Fixed exception processing is enabled
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
	1 = CPU Interrupt Priority Level is greater than 7
	0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the powersaving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN[™] module has been configured for 500 kbps, based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note:	If a PMD bit is set, the corresponding
	module is disabled after a delay of one
	instruction cycle. Similarly, if a PMD bit is
	cleared, the corresponding module is
	enabled after a delay of one instruction
	cycle (assuming the module control regis-
	ters are already configured to enable
	module operation).

10.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.



10.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				SCK2INR<6:0	>					
bit 15	·						bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—				SDI2R<6:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimple					nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown			
1.11.4 F			- ¹							
DIT 15	Unimpleme	nted: Read as	0.							
bit 14-8	SCK2INR<6 (see Table 1	SCK2INR<6:0>: Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)								
	1111001 =	1111001 = Input tied to RPI121								
	•									
	0000001 =	0000001 = Input tied to CMP1								
	0000000 =	Input fied to Vss								
bit 7	Unimpleme	nted: Read as	0'							
bit 6-0	SDI2R<6:0> (see Table 1	 Assign SPI2 D 1-2 for input pin 	ata Input (SE selection nur	012) to the Corre nbers)	esponding RP	n Pin bits				
	1111001 =	Input tied to RPI	121							
	•									
	0000001 =	Input tied to CM	P1							
	0000000 =	Input tied to Vss								

REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

13.2 Timer Control Registers

R/M/ 0	11.0		11.0	11.0	11.0	11.0	11.0	
	0-0		0-0	0-0	0-0	0-0	0-0	
bit 15		TOIDE	_					
51115							bit 0	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
	TGATE	TCKPS1	TCKPS0	T32	_	TCS		
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown	
bit 15	15 TON: Timerx On bit $ \frac{When T32 = 1:}{1 = \text{Starts 32-bit Timerx/y}} $ 0 = Stops 32-bit Timerx/y $ \frac{When T32 = 0:}{1 = \text{Starts 16-bit Timerx}} $ 0 = Stops 16 bit Timerx							
bit 14	Unimplement	ted: Read as 'd)'					
bit 13	TSIDL: Timer	x Stop in Idle M	lode bit					
	1 = Discontinu 0 = Continues	ues module opera	eration when o tion in Idle mo	device enters I ode	dle mode			
bit 12-7	Unimplement	ted: Read as '	י)					
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled							
bit 5-4	TCKPS<1:0>	: Timerx Input (Clock Prescal	e Select bits				
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1							
bit 3	T32: 32-Bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers							
bit 2	Unimplement	ted: Read as 'd	י)					
bit 1	TCS: Timerx Clock Source Select bit 1 = External clock is from pin, TxCK (on the rising edge) 0 = Internal clock (Ep)							
bit 0	Unimplement	ted: Read as ')'					

REGISTER 13-1: TxCON: (TIMER2 AND TIMER4) CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	TRGDI	V<3:0>		—	—	—	—		
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			TRGSTF	RT<5:0>(1)				
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15-12	TRGDIV<3:0)>: Trigger # Ou	tput Divider b	vits					
	1111 = Trigger output for every 16th trigger event								
	1110 = Trigg	er output for ev	ery 15th trigg	er event					
1101 = Trigger output for every 14th trigger event									
	1100 = Trigg	er output for ev	ery 13th trigg	er event					
	1011 = Irigg	er output for ev	ery 12th trigg	er event					
	1010 = Trigg	per output for ev	ery 11th trigge	er event					
	1001 - Trigg	er output for ev	ery 9th triage	r event					
	0111 = Trigg	er output for ev	erv 8th triage	r event					
	0110 = Trigg	er output for ev	erv 7th triage	r event					
	0101 = Trigg	er output for ev	ery 6th trigge	r event					
	0100 = Trigg	jer output for ev	ery 5th trigge	r event					
	0011 = Trigg	er output for ev	ery 4th trigge	r event					
	0010 = Trigg	er output for ev	ery 3rd trigge	r event					
	0001 = Trigg	er output for ev	ery 2nd trigge	erevent					
	0000 = Trigg	ger output for ev	ery trigger ev	ent					
bit 11-6	Unimplemer	nted: Read as '	0'						
bit 5-0	TRGSTRT<5	5:0>: Trigger Po	stscaler Start	Enable Select	bits ⁽¹⁾				
	111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled								
	•								
	•								
	•								
	000010 = W	aits 2 PWM cyc	les before ge	nerating the firs	t trigger event a	after the module	e is enabled		
	000001 = W	aits 1 PWM cyc	le before gen	erating the first	trigger event a	fter the module	is enabled		
	000000 = W	aits 0 PWM cyc	les before ge	nerating the firs	t trigger event	after the module	e is enabled		

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



REGISTER 17-4: POSICNTH: POSITION COUNTER 1 HIGH WORD REGISTER

-n = Value at POR '1' = Bit is set '0' = Bit is cleared				x = Bit is unkr	nown		
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit 0
			POSCN	IT<23:16>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			POSCN	IT<31:24>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 **POSCNT<31:16>:** High Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

REGISTER 17-5: POS1CNTL: POSITION COUNTER 1 LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCN	T<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCN	NT<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 POSCNT<15:0>: Low Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

REGISTER 17-6: POS1HLD: POSITION COUNTER 1 HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 **POSHLD<15:0>:** Hold Register for Reading and Writing POS1CNTH bits

REGISTER 21-20:	CxRXMnSID: ECANx ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER
	REGISTER (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15	•		•	•			bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	_	MIDE	—	EID17	EID16		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			U = Unimple	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-5	SID<10:0>: S	Standard Identif	ier bits						
	1 = Includes I	bit, SIDx, in filte	er comparisor	1					
		s a don't care ir	n filter compa	rison					
bit 4	Unimplemen	ted: Read as '	0'						
bit 3	MIDE: Identif	ier Receive Mo	de bit						
	1 = Matches	only message ty	/pes (standar	d or extended a	ddress) that corre	espond to EXID	E bit in the filter		
	0 = Matches	either standard	or extended a	address messag	ge if filters match	(i.e., if (Filter SI	D) = (Message		
	SID) or if	(Filter SID/EID)		SID/EID))					
bit 2	Unimplemen	ted: Read as '	0'						
bit 1-0	EID<17:16>:	Extended Iden	tifier bits						
	1 = Includes	bit, EIDx, in filt	er compariso	n					
	0 = EIDx bit is a don't care in filter comparison								

REGISTER 21-21: CxRXMnEID: ECANx ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7	·				•		bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	d as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Includes bit, EIDx, in filter comparison

0 = EIDx bit is a don't care in filter comparison

R/W-0	R/W	-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
VCFG2	VCFC	G1	VCFG0		_	CSCNA	CHPS1	CHPS0		
bit 15								bit 8		
R-0	R/W	-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	SMPI4		SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS		
bit 7								bit 0		
Legend:										
R = Readable	e bit		W = Writable	bit	U = Unimpl	emented bit, read	d as '0'			
-n = Value at	POR		'1' = Bit is set		'0' = Bit is c	cleared	x = Bit is unk	nown		
bit 15-13	VCFG<	2:0>:	Converter Volt	age Reference	Configuratio	on bits				
	Value		VREFH	VREFL						
	000		Avdd	Avss						
	001	Ext	ernal VREF+	Avss						
	010		Avdd	External VRE	F-					
	011	Ext	ernal VREF+	External VRE	F-					
	lxx		Avdd	Avss						
bit 12-11	Unimple	emen	ted: Read as '	0'						
bit 10	CSCNA	CSCNA: Input Scan Select bit								
	1 = Sca 0 = Doe	ns inp s not	outs for CH0+ o scan inputs	luring Sample N	<i>I</i> UXA					
bit 9-8	CHPS<	CHPS<1:0>: Channel Select bits								
	<u>In 12-bit</u>	In 12-bit mode (AD21B = 1), the CHPS<1:0> bits are Unimplemented and are Read as '0':								
	1x = Co 01 = Co 00 = Co	onverts onverts onverts	s CH0, CH1, C s CH0 and CH s CH0	H2 and CH3 1						
bit 7	BUFS: Buffer Fill Status bit (only valid when BUFM = 1)									
	1 = AD	1 = ADC is currently filling the second half of the buffer; the user application should access data in the								
	 first half of the buffer 0 = ADC is currently filling the first half of the buffer; the user application should access data in the second half of the buffer 									
bit 6-2	SMPI<4:0>: Increment Rate bits									
	When A	When ADDMAEN = 0:								
	x1111 =	x1111 = Generates interrupt after completion of every 16th sample/conversion operation								
	x1110 =	= Gen	erates interrup	t after completion	on of every	15th sample/conv	ersion operation	on		
	•									
	•									
	x0001 = x0000 =	x0001 = Generates interrupt after completion of every 2nd sample/conversion operation x0000 = Generates interrupt after completion of every sample/conversion operation								
	When A	DDM/	AEN = 1:							
	11111 =	= Incre	ements the DM	IA address after	completion	of every 32nd sa	ample/conversi	ion operation		
	11110 =	= Incre	ements the DM	IA address after	r completion	of every 31st sa	mple/conversion	on operation		
	•									
	•									
	00001 = 00000 =	= Incre = Incre	ements the DM ements the DM	IA address aftei IA address aftei	^r completion ^r completion	of every 2nd sar	nple/conversio /conversion op	n operation eration		

. . ACOND. ADCA CONTROL DECISTED 2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾
bit 15		·		•			bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA			CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾
bit 7		•		•	•	•	bit 0
Legend:							
R = Read	able bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CH0NB: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	B bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 14-13	Unimplemen	ted: Read as '0'	,				
bit 12-8	CH0SB<4:0>	Channel 0 Pos	itive Input Sele	ect for Sample	MUXB bits ⁽¹⁾		
	11111 = Ope	en; use this selec	tion with CTM	J capacitive ar	nd time measure	ement	
	11110 = Cha	nnel 0 positive inp	out is connected	to the CTMU te	emperature mea	surement diode	(CTMU TEMP)
	11101 = Res	erved					
	11011 = Res	erved					
	11010 = Cha	innel 0 positive ir	nput is the outp	out of OA3/AN6	₆ (2,3)		
	11001 = Cha	innel 0 positive ir	nput is the outp	out of OA2/AN)(2) (2)		
	11000 = Cha	innel 0 positive ir	nput is the outp	out of OA1/AN3	3(2)		
	•	erveu					
	•						
	•						
	10000 = Res	erved	anutia ANIZ (3)				
	01111 = Cha	innel 0 positive ir innel 0 positive ir	$\frac{1901 \text{ is AN 15}}{1001 \text{ is AN 14}}$				
	01101 = Cha	innel 0 positive ir	nput is AN13 ⁽³⁾				
	•						
	•						
	• $00010 = Cha$	innel () nositive ir	Dout is ANI2(3)				
	00001 = Cha	innel 0 positive ir	nput is AN1 ⁽³⁾				
	00000 = Cha	innel 0 positive ir	nput is AN0 ⁽³⁾				
bit 7	CH0NA: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	A bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 6-5	Unimplemen	ted: Read as '0'	,				
Note 1:	AN0 through AN to determine ho	17 are repurpose w enabling a par	ed when compa ticular op amp	rator and op a or comparator	mp functionality affects selection	v is enabled. Se on choices for C	e Figure 23-1 hannels 1, 2
2:	The OAx input is	s used if the corr	responding on a	amp is selecte	d (OPMODE (C	MxCON<10>) =	= 1):

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

3: See the "**Pin Diagrams**" section for the available analog channels for each device.

otherwise, the ANx input is used.

REGISTER 24-6:	PTGSDLIM: PTG STEP DELAY LIMIT REGISTER ^(1,2)

					· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown			

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

Note 1: A base Step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTGC0	LIM<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTGC)LIM<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 2	5-3: CM4C	ON: COMPA	RATOR 4 CO	ONTROL RE	GISTER			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	
CON	COE	CPOL	_			CEVT	COUT	
bit 15							bit 8	
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
EVPOL1	EVPOL0		CREF ⁽¹⁾			CCH1 ⁽¹⁾	CCH0 ⁽¹⁾	
bit 7	•		1			-	bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15 CON: Comparator Enable bit								
	1 = Comparat	tor is enabled						
	0 = Comparat	tor is disabled						
bit 14	COE: Compa	rator Output Er	hable bit					
	1 = Comparat	tor output is pre	esent on the C	xOUT pin				
bit 12		orator Output IS Inte	elliai Uliiy Dolority Soloot	hit				
DIL 13	1 = Comparat	tor output is inv		DI				
	0 = Comparat	tor output is not	t inverted					
bit 12-10	Unimplemented: Read as '0'							
bit 9	CEVT: Comparator Event bit							
	1 = Compara	tor event acco	ording to EVF	POL<1:0> sett	ings occurred;	disables future	triggers and	
	interrupts	s until the bit is	cleared					
hit 0	0 = Comparator event did not occur							
DILO	δ UDUI: Comparator Output bit When CPOL = 0 (non inverted polarity):							
	$\frac{V(1)}{1 = V(1) + V(1)}$							
	0 = VIN + < VII	N-						
	When CPOL = 1 (inverted polarity):							
	1 = VIN + < VII	N-						
bit 7.6		 Triagor/Eyopt 		arity Soloct bits	-			
bit 7-0	11 = Trigger/e		nenerated on	any change of	s f the comparato	r output (while (CEVT = 0	
	 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0) 							
	<u>If CPOL</u> Low-to-t	= 1 (inverted p high transition of	olarity): of the compara	ator output.				
	If CPOL High-to-	= 0 (non-inver low transition o	<u>ted polarity):</u> f the compara	ator output.				
	01 = Trigger/e output (v	event/interrupt o while CEVT = 0	generated only)	on low-to-high	n transition of the	e polarity selecte	ed comparator	
	<u>If CPOL</u> High-to-	= 1 (inverted p low transition o	<u>olarity):</u> f the compara	ator output.				
	<u>If CPOL</u> Low-to-ł	<u>= 0 (non-inver</u> nigh transition o	ted polarity): of the compara	ator output.				
	00 = Trigger/e	event/interrupt	generation is	disabled				
				1	() (() -)			

Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
ALTI2C1	Alternate I2C1 pin 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 pin 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins
JTAGEN ⁽²⁾	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

27.5 Watchdog Timer (WDT)

For dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

27.5.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT Timeout period (TWDT), as shown in Parameter SY12 in Table 30-22.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution
- Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.



FIGURE 27-2: WDT BLOCK DIAGRAM

27.5.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3,2>) needs to be cleared in software after the device wakes up.

27.5.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

27.5.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode, enabled by programming the WINDIS bit in the WDT Configuration register (FWDT<6>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window select bits (WDTWIN<1:0>).

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	 Throughout: qualifies all footnotes relating to the operation of analog modules below VDDMIN (replaces "will have" with "may have")
	 Throughout: changes all references of SPI timing parameter symbol "TscP" to "FscP" Table 30-1: changes VDD range to 3.0V to 3.6V
	Table 30-4: removes Parameter DC12 (RAM Retention Voltage)
	 Table 30-7: updates Maximum values at 10 and 20 MIPS
	 Table 30-8: adds Maximum IPD values, and removes all ∆IWDT entries
	 Adds new Table 30-9 (Watchdog Timer Delta Current) with consolidated values removed from Table 30-8. All subsequent tables are renumbered accordingly.
	Table 30-10: adds footnote for all parameters for 1:2 Doze ratio Table 30-11:
	- changes Minimum and Maximum values for D120 and D130
	 adds Minimum and Maximum values for D131
	 adds Minimum and Maximum values for D150 through D156, and removes Typical values
	• Table 30-12:
	- reformats table for readability
	- changes IoL conditions for DO10
	Table 30-14: adds foothote to D135 Table 30-17: changes Minimum and Maximum values for OS20
	Table 30-19: Table 30-19:
	- splits temperature range and adds new values for F20a
	 reduces temperature range for F20b to extended temperatures only
	• Table 30-20:
	 splits temperature range and adds new values for F21a
	 reduces temperature range for F20b to extended temperatures only
	Iable 30-53:
	- adds footnote ("Parameter characterized") to multiple parameters
	 Table 30-55: adds Minimum and Maximum values for all CTMUI specifications, and removes Typical values
	 Table 30-57: adds new footnote to AD09 Table 30-58:
	 removes all specifications for accuracy with external voltage references removes Typical values for AD23a and AD24a
	 replaces Minimum and Maximum values for AD21a, AD22a, AD23a and AD24a with new values, split by Industrial and Extended temperatures
	- removes Maximum value of AD30
	- removes Minimum values from AD31a and AD32a
	- adds of changes Typical values for AD30, AD31a, AD32a and AD33a • Table 30-50
	 removes all specifications for accuracy with external voltage references
	 removes Maximum value of AD30
	 removes Typical values for AD23b and AD24b
	- replaces Minimum and Maximum values for AD21b, AD22b, AD23b and AD24b
	with new values, split by Industrial and Extended temperatures
	 removes withintum and waximum values from AD310, AD320, AD330 and AD340 adds or changes Typical values for AD30, AD31a, AD32a and AD33a
	Table 30-61: Adds footnote to AD51
Section 32.0 "DC and AC	Updates Figure 32-6 (Typical IDD @ 3.3V) with individual current vs. processor speed
Device Characteristics	curves for the different program memory sizes
Graphs"	
Section 33.0 "Packaging	• Replaces drawing C04-149C (64-pin QFN, 7.15 x 7.15 exposed pad) with C04-154A
Information"	(64-pin QFN, 5.4 x 5.4 exposed pad)

TABLE A-5: MAJOR SECTION UPDATES (CONTINUED)