



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp202-h-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| IADLE 4 | -10: | QEII | REGI | | | SFICSSE | | 5208/50/ | | CZ4EP/ | | ZUX DE | VICES U | | | | | |
|-----------------|-------|-----------------|------------------|----------|------------|------------|----------|----------|-------------|--------|--------|------------|----------|--------|--------|--------|--------|---------------|
| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| QEI1CON | 01C0 | QEIEN | — | QEISIDL | | PIMOD<2:0> | | IMV- | <1:0> | | | INTDIV<2:0 | > | CNTPOL | GATEN | CCM | <1:0> | 0000 |
| QEI1IOC | 01C2 | QCAPEN | FLTREN | | QFDIV<2:0> | | OUTFN | NC<1:0> | SWPAB | HOMPOL | IDXPOL | QEBPOL | QEAPOL | HOME | INDEX | QEB | QEA | 000x |
| QEI1STAT | 01C4 | _ | — | PCHEQIRQ | PCHEQIEN | PCLEQIRQ | PCLEQIEN | POSOVIRQ | POSOVIEN | PCIIRQ | PCIIEN | VELOVIRQ | VELOVIEN | HOMIRQ | HOMIEN | IDXIRQ | IDXIEN | 0000 |
| POS1CNTL | 01C6 | | | | | | | | POSCNT<15 | 0> | | | | | | | | 0000 |
| POS1CNTH | 01C8 | | | | | | | F | POSCNT<31: | 16> | | | | | | | | 0000 |
| POS1HLD | 01CA | | | | | | | | POSHLD<15 | 0> | | | | | | | | 0000 |
| VEL1CNT | 01CC | | VELCNT<15:0> 000 | | | | | | | | 0000 | | | | | | | |
| INT1TMRL | 01CE | | | | | | | | INTTMR<15: | 0> | | | | | | | | 0000 |
| INT1TMRH | 01D0 | | | | | | | | INTTMR<31:1 | 6> | | | | | | | | 0000 |
| INT1HLDL | 01D2 | | | | | | | | INTHLD<15: |)> | | | | | | | | 0000 |
| INT1HLDH | 01D4 | | | | | | | | INTHLD<31:1 | 6> | | | | | | | | 0000 |
| INDX1CNTL | 01D6 | | | | | | | | INDXCNT<15 | :0> | | | | | | | | 0000 |
| INDX1CNTH | 01D8 | | | | | | | I | NDXCNT<31: | 16> | | | | | | | | 0000 |
| INDX1HLD | 01DA | | | | | | | | INDXHLD<15 | :0> | | | | | | | | 0000 |
| QEI1GECL | 01DC | | | | | | | | QEIGEC<15: | 0> | | | | | | | | 0000 |
| QEI1ICL | 01DC | | | | | | | | QEIIC<15:0 | > | | | | | | | | 0000 |
| QEI1GECH | 01DE | | QEIGEC<31:16> 00 | | | | | | | 0000 | | | | | | | | |
| QEI1ICH | 01DE | QEIIC<31:16> 00 | | | | | | | | 0000 | | | | | | | | |
| QEI1LECL | 01E0 | | | | | | | | QEILEC<15: |)> | | | | | | | | 0000 |
| QEI1LECH | 01E2 | | | | | | | | QEILEC<31:1 | 6> | | | | | | | | 0000 |

TABLE 4-16: QEI1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: I2C1 AND I2C2 REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|--------|---------|--------|--------|--------|--------|-----------------------|---|-------|-----------|-------------|--------------|-------|-------|-------|---------------|
| I2C1RCV | 0200 | — | — | — | _ | — | _ | _ | — | | | | I2C1 Recei | ve Register | | | | 0000 |
| I2C1TRN | 0202 | _ | _ | _ | _ | _ | _ | _ | _ | | | | I2C1 Trans | mit Register | | | | 00FF |
| I2C1BRG | 0204 | _ | _ | _ | _ | _ | _ | _ | | | | Bau | d Rate Gen | erator | | | | 0000 |
| I2C1CON | 0206 | I2CEN | _ | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C1STAT | 0208 | ACKSTAT | TRSTAT | _ | _ | _ | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | 0000 |
| I2C1ADD | 020A | — | _ | — | _ | — | | | I2C1 Address Register | | | | | | | | | 0000 |
| I2C1MSK | 020C | — | _ | — | _ | — | | | | | | I2C1 Ad | dress Mask | | | | | 0000 |
| I2C2RCV | 0210 | _ | _ | _ | _ | _ | _ | _ | _ | | | | I2C2 Recei | ve Register | | | | 0000 |
| I2C2TRN | 0212 | _ | _ | | — | — | | _ | — | | | | I2C2 Trans | mit Register | | | | 00FF |
| I2C2BRG | 0214 | — | _ | — | _ | — | | _ | | | | Bau | d Rate Gen | erator | | | | 0000 |
| I2C2CON | 0216 | I2CEN | _ | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C2STAT | 0218 | ACKSTAT | TRSTAT | | — | — | BCL | GCSTAT | ADD10 | ADD10 IWCOL I2COV D_A P S R_W RBF TBF 0 | | | | | | | 0000 | |
| I2C2ADD | 021A | _ | | _ | _ | _ | _ | | | | | I2C2 Addr | ess Registe | r | | | | 0000 |
| I2C2MSK | 021C | _ | | _ | _ | _ | _ | | | | | I2C2 Ad | dress Mask | | | | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: UART1 AND UART2 REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|----------|--------|----------|--------|--------|--------|-------|--------------------------|------------------------|----------|-------|--------------|----------|-------|--------|-------|---------------|
| U1MODE | 0220 | UARTEN | — | USIDL | IREN | RTSMD | — | UEN< | <1:0> | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSE | L<1:0> | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISEL0 | _ | UTXBRK | UTXEN | UTXBF | TRMT | URXI | SEL<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | _ | _ | - | _ | _ | _ | _ | | | | UART | 1 Transmit F | Register | | | | xxxx |
| U1RXREG | 0226 | _ | _ | - | _ | _ | _ | _ | | UART1 Receive Register | | | | | | | 0000 | |
| U1BRG | 0228 | | | | | | | Baud | Rate Gen | erator Pre | scaler | | | | | | | 0000 |
| U2MODE | 0230 | UARTEN | _ | USIDL | IREN | RTSMD | _ | UEN< | <1:0> | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSE | L<1:0> | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISEL0 | _ | UTXBRK | UTXEN | UTXBF | TRMT | URXI | SEL<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | _ | _ | - | _ | _ | _ | _ | | | | UART | 2 Transmit F | Register | | | | xxxx |
| U2RXREG | 0236 | _ | _ | - | _ | _ | _ | _ | | | | UART | 2 Receive F | Register | | | | 0000 |
| U2BRG | 0238 | | | | | | | Baud | Rate Generator Prescaler | | | | | | | | 0000 | |
| | | | - · | | | | | | | | | | | | | | | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| TABLE 4 | 4-31: | PER | IPHERA | L PIN S | ELECT | INPUT F | REGISTI | ER MAP | FOR ds | sPIC33E | PXXXG | P50X D | EVICES | 3 ONLY | |
|---------|-------|-----|--------|---------|-------|---------|---------|--------|--------|---------|-------|--------|--------|--------|--|
| | | | | | | | | | | | | | | | |

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|-----------|--------|------------|--------|-------|-------|-------|------------|-------|-------|------------|-------|-------|-------|---------------|
| RPINR0 | 06A0 | — | | | | INT1R<6:0> | | | | | — | — | — | — | _ | | | 0000 |
| RPINR1 | 06A2 | | _ | | | _ | _ | | — | | | | | INT2R<6:0> | | | | 0000 |
| RPINR3 | 06A6 | | _ | | | _ | _ | | — | | T2CKR<6:0> | | | | | 0000 | | |
| RPINR7 | 06AE | | | | | IC2R<6:0> | | | | | IC1R<6:0> | | | | | 0000 | | |
| RPINR8 | 06B0 | _ | | IC4R<6:0> | | | | | | | | | | IC3R<6:0> | | | | 0000 |
| RPINR11 | 06B6 | _ | _ | _ | _ | _ | - | _ | _ | _ | | | (| DCFAR<6:0 | > | | | 0000 |
| RPINR18 | 06C4 | _ | _ | _ | _ | _ | - | _ | _ | _ | | | l | J1RXR<6:0 | > | | | 0000 |
| RPINR19 | 06C6 | _ | _ | _ | _ | _ | - | _ | _ | _ | | | l | J2RXR<6:0 | > | | | 0000 |
| RPINR22 | 06CC | _ | | | S | CK2INR<6:0 |)> | | | _ | | | | SDI2R<6:0> | | | | 0000 |
| RPINR23 | 06CE | _ | _ | _ | _ | _ | - | _ | _ | _ | SS2R<6:0> | | | | | 0000 | | |
| RPINR26 | 06D4 | _ | _ | - | | _ | — | | _ | | C1RXR<6:0> | | | | | | 0000 | |

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|--------|--------|--------|--------|------------|--------|-------|-------|-------|------------|-------|-------|------------|-------|-------|-------|---------------|
| RPINR0 | 06A0 | — | | | | INT1R<6:0> | > | | | _ | — | — | — | | | _ | _ | 0000 |
| RPINR1 | 06A2 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | | INT2R<6:0> | | | | 0000 |
| RPINR3 | 06A6 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | - | T2CKR<6:0> | > | | | 0000 |
| RPINR7 | 06AE | _ | | | | IC2R<6:0> | | | | _ | | | | IC1R<6:0> | | | | 0000 |
| RPINR8 | 06B0 | _ | | | | IC4R<6:0> | | | | _ | | | | IC3R<6:0> | | | | 0000 |
| RPINR11 | 06B6 | _ | _ | _ | _ | _ | _ | _ | _ | _ | OCFAR<6:0> | | | | 0000 | | | |
| RPINR12 | 06B8 | _ | | | | FLT2R<6:0> | > | | | _ | FLT1R<6:0> | | | | | 0000 | | |
| RPINR14 | 06BC | _ | | | (| QEB1R<6:0 | > | | | _ | | | (| QEA1R<6:0 | > | | | 0000 |
| RPINR15 | 06BE | _ | | | Н | OME1R<6:(|)> | | | _ | | | I | NDX1R<6:0 | > | | | 0000 |
| RPINR18 | 06C4 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | ι | J1RXR<6:0 | > | | | 0000 |
| RPINR19 | 06C6 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | ι | J2RXR<6:0 | > | | | 0000 |
| RPINR22 | 06CC | _ | | | S | CK2INR<6: | 0> | | | _ | | | | SDI2R<6:0> | | | | 0000 |
| RPINR23 | 06CE | _ | _ | _ | _ | _ | - | _ | _ | _ | | | | SS2R<6:0> | | | | 0000 |
| RPINR26 | 06D4 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | (| C1RXR<6:0 | > | | | 0000 |
| RPINR37 | 06EA | _ | | | S | YNCI1R<6: | 0> | | | _ | | | | | 0000 | | | |
| RPINR38 | 06EC | — | | | D | CMP1R<6 | :0> | | | — | | | | | | 0000 | | |
| RPINR39 | 06EE | _ | | | D | CMP3R<6 | :0> | | | _ | | | D | CMP2R<6: | 0> | | | 0000 |

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



EXAMPLE 4-3: PAGED DATA MEMORY SPACE

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|-----------------------------|-----------------------|-----------------|------------------|------------------|-----------------|--------|
| _ | — | — | — | — | — | _ | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| — | _ | — | — | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | |
| -n = Value at P | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | างพท |
| | | | | | | | |
| bit 15-4 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 3 | PWCOL3: DN | VA Channel 3 F | Peripheral Wri | te Collision Fla | ag bit | | |
| | 1 = Write col | lision is detecte | ed | | | | |
| | 0 = No write | collision is dete | ected | | | | |
| bit 2 | PWCOL2: DN | MA Channel 2 I | Peripheral Wri | te Collision Fla | ag bit | | |
| | 1 = Write col | lision is detecte | ed | | | | |
| | 0 = No write | collision is dete | ected | | | | |
| bit 1 | PWCOL1: DN | MA Channel 1 F | Peripheral Wri | te Collision Fla | ag bit | | |
| | 1 = Write col | lision is detecte | ed | | | | |
| h:+ 0 | | | | | h-14 | | |
| DIT U | | | Peripheral vvri | te Collision Fla | ag dit | | |
| | $\perp = \text{VVrite COI}$ | collision is detected | eted | | | | |
| | | | | | | | |

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

| Input Name ⁽¹⁾ | Function Name | Register | Configuration Bits |
|---|---------------|----------|--------------------|
| External Interrupt 1 | INT1 | RPINR0 | INT1R<6:0> |
| External Interrupt 2 | INT2 | RPINR1 | INT2R<6:0> |
| Timer2 External Clock | T2CK | RPINR3 | T2CKR<6:0> |
| Input Capture 1 | IC1 | RPINR7 | IC1R<6:0> |
| Input Capture 2 | IC2 | RPINR7 | IC2R<6:0> |
| Input Capture 3 | IC3 | RPINR8 | IC3R<6:0> |
| Input Capture 4 | IC4 | RPINR8 | IC4R<6:0> |
| Output Compare Fault A | OCFA | RPINR11 | OCFAR<6:0> |
| PWM Fault 1 ⁽³⁾ | FLT1 | RPINR12 | FLT1R<6:0> |
| PWM Fault 2 ⁽³⁾ | FLT2 | RPINR12 | FLT2R<6:0> |
| QEI1 Phase A ⁽³⁾ | QEA1 | RPINR14 | QEA1R<6:0> |
| QEI1 Phase B ⁽³⁾ | QEB1 | RPINR14 | QEB1R<6:0> |
| QEI1 Index ⁽³⁾ | INDX1 | RPINR15 | INDX1R<6:0> |
| QEI1 Home ⁽³⁾ | HOME1 | RPINR15 | HOM1R<6:0> |
| UART1 Receive | U1RX | RPINR18 | U1RXR<6:0> |
| UART2 Receive | U2RX | RPINR19 | U2RXR<6:0> |
| SPI2 Data Input | SDI2 | RPINR22 | SDI2R<6:0> |
| SPI2 Clock Input | SCK2 | RPINR22 | SCK2R<6:0> |
| SPI2 Slave Select | SS2 | RPINR23 | SS2R<6:0> |
| CAN1 Receive ⁽²⁾ | C1RX | RPINR26 | C1RXR<6:0> |
| PWM Sync Input 1 ⁽³⁾ | SYNCI1 | RPINR37 | SYNCI1R<6:0> |
| PWM Dead-Time Compensation 1 ⁽³⁾ | DTCMP1 | RPINR38 | DTCMP1R<6:0> |
| PWM Dead-Time Compensation 2 ⁽³⁾ | DTCMP2 | RPINR39 | DTCMP2R<6:0> |
| PWM Dead-Time Compensation 3(3) | DTCMP3 | RPINR39 | DTCMP3R<6:0> |

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

| | 5444.0 | D 44/ 0 | D 444 0 | | D 44/ 0 | D 444 0 | |
|---------------|-----------------------------|---|--------------------------------|-----------------------------|------------------|-----------------|-------|
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | | | | SYNCI1R<6:0 |)> | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | | — | — | — | — |
| bit 7 | | | | - | • | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable b | oit | U = Unimpler | mented bit, read | l as '0' | |
| -n = Value at | t POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkn | iown |
| | | | | | | | |
| bit 15 | Unimplemer | nted: Read as '0 |)' | | | | |
| bit 14-8 | SYNCI1R<6: (see Table 11 | • 0>: Assign PWI I-2 for input pin : | VI Synchroniz selection nur | zation Input 1 to nbers) | o the Correspon | ding RPn Pin b | its |
| | 1111001 = | nput tied to RPI | 121 | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 0000001 = I | nout tied to CME | 21 | | | | |
| | 0000000 = 1 | nput tied to Vss | | | | | |
| bit 7-0 | Unimplemer | nted: Read as '0 |)' | | | | |
| | | | | | | | |

REGISTER 11-16: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38 (dsPIC33EPXXXMC20X AND PIC24EPXXXMC20X DEVICES ONLY)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|----------------------------|---|------------------------------|--------------------------|-------------------|-----------------|----------------|
| _ | | | | DTCMP1R<6: | 0> | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | — | _ | | — | — | _ | — |
| bit 7 | | · | | ÷ | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15 | Unimplemer | ted: Read as ' | 0' | | | | |
| bit 14-8 | DTCMP1R<6 (see Table 11 | ::0>: Assign PV -2 for input pin | VM Dead-Tim selection nun | e Compensation nbers) | on Input 1 to the | e Correspondine | g RPn Pin bits |
| | 1111001 = | nput tied to RPI | 121 | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 0000001 = | nput tied to CM | P1 | | | | |
| | 0000000 = li | nput tied to Vss | } | | | | |
| bit 7-0 | Unimplemer | ted: Read as ' | 0' | | | | |

16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of Tcy/2 (7.14 ns at Fcy = 70MHz)
- Independent Fault and current-limit inputs for six PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNCO1 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2 which are remappable using the PPS feature, FLT3 and FLT4 which are available only on the larger 44-pin and 64-pin packages, and FLT32 which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>), regardless of the state of FLT32.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--|-------|--------------|-------|--------------|-----------------|----------|-------|--|--|--|
| — | — | — | _ | | LEB | <11:8> | | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | LEE | 3<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, rea | d as '0' | | | | |
| -n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

REGISTER 16-17: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

| R-0, HSC | R-0, HSC | U-0 | U-0 | U-0 | R/C-0, HS | R-0, HSC | R-0, HSC | |
|---------------------------|-----------|------------------|-----------------|---------------------------------------|-----------|--------------------|----------|--|
| ACKSTAT | TRSTAT | — | — | — | BCL | GCSTAT | ADD10 | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/C-0, HS | R/C-0, HS | R-0, HSC | R/C-0, HSC | R/C-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | |
| IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: C = Clearable bit | | HS = Hardwa | re Settable bit | HSC = Hardware Settable/Clearable bit | | | | |
| R = Readab | le bit | W = Writable bit | | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknown | | |

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

| bit 15 | ACKSTAT: Acknowledge Status bit (when operating as I^2C^{TM} master, applicable to master transmit operation) |
|-----------|--|
| | 1 = NACK received from slave 0 = ACK received from slave |
| | Hardware is set or clear at the end of slave Acknowledge. |
| bit 14 | TRSTAT: Transmit Status bit (when operating as I^2C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) |
| | 0 = Master transmit is not in progress Hardware is set at the beginning of master transmission. Hardware is clear at the end of slave Acknowledge. |
| bit 13-11 | Unimplemented: Read as '0' |
| bit 10 | BCL: Master Bus Collision Detect bit |
| | 1 = A bus collision has been detected during a master operation0 = No bus collision detected |
| | Hardware is set at detection of a bus collision. |
| bit 9 | GCSTAT: General Call Status bit |
| | 1 = General call address was received |
| | 0 = General call address was not received |
| 1.1.0 | Hardware is set when address matches general call address. Hardware is clear at Stop detection. |
| DIT 8 | ADD10: 10-Bit Address Status bit |
| | I = 10-bit address was matched 0 = 10-bit address was not matched |
| | Hardware is set at the match of the 2nd byte of the matched 10-bit address. Hardware is clear at Stop detection. |
| bit 7 | IWCOL: I2Cx Write Collision Detect bit |
| ~ | 1 = An attempt to write to the I2CxTRN register failed because the I^2 C module is busy 0 = No collision |
| | Hardware is set at the occurrence of a write to I2CxTRN while busy (cleared by software). |
| bit 6 | I2COV: I2Cx Receive Overflow Flag bit |
| | 1 = A byte was received while the I2CxRCV register was still holding the previous byte 0 = No overflow |
| | Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software). |
| bit 5 | D_A: Data/Address bit (when operating as I ² C slave) |
| | 1 = Indicates that the last byte received was data |
| | Indicates that the last byte received was a device address Hardware is clear at a device address match. Hardware is set by reception of a slave byte. |
| bit 4 | P: Stop bit |
| | 1 = Indicates that a Stop bit has been detected last |
| | 0 = Stop bit was not detected last |
| | Hardware is set or clear when a Start, Repeated Start or Stop is detected. |
| | |

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | R/W-x | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | | | |
|-----------------|-------------------------------------|-------------------|------------------|------------------|------------------|-----------------|---------|--|--|--|
| | WAKFIL | | — | | SEG2PH2 | SEG2PH1 | SEG2PH0 | | | |
| bit 15 | • | | • | | | • | bit 8 | | | |
| | | | | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| SEG2PHTS | SAM | SEG1PH2 | SEG1PH1 | SEG1PH0 | PRSEG2 | PRSEG1 | PRSEG0 | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown | | | |
| | | | | | | | | | | |
| bit 15 | Unimplemen | ted: Read as ' | 0' | | | | | | | |
| bit 14 | WAKFIL: Sel | ect CAN Bus L | ine Filter for V | Vake-up bit | | | | | | |
| | 1 = Uses CAI 0 = CAN bus | N bus line filter | tor wake-up | a-un | | | | | | |
| bit 13_11 | | ted: Read as ' | | e-up | | | | | | |
| bit 10-8 | SEG2PH-2.0 | | nent 2 hits | | | | | | | |
| 511 10-0 | 111 = Length is 8 x To | | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | 000 = Length | ı is 1 x Tq | | | | | | | | |
| bit 7 | SEG2PHTS: | Phase Segmer | nt 2 Time Sele | ect bit | | | | | | |
| | 1 = Freely programmable | | | | | | | | | |
| hit C | | of the CAN P | us Ling hit | mon Processin | ig time (IPT), w | nichever is gre | ater | | | |
| DILO | SAM: Sample of the CAN Bus Line bit | | | | | | | | | |
| | 0 = Bus line is | s sampled once | e at the sampl | e point | | | | | | |
| bit 5-3 | SEG1PH<2:0 |)>: Phase Segr | nent 1 bits | • | | | | | | |
| | 111 = Length | is 8 x Tq | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | 000 = Length | is 1 x Tq | | | | | | | | |
| bit 2-0 | PRSEG<2:0> | Propagation | Time Segmen | t bits | | | | | | |
| | 111 = Length | i is 8 x Tq | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | 000 = 1 enoth | is 1 x To | | | | | | | | |
| | eeo Longu | | | | | | | | | |

REGISTER 21-10: CxCFG2: ECANx BAUD RATE CONFIGURATION REGISTER 2

REGISTER 23-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

| bit 7-5 | SSRC<2:0>: Sample Trigger Source Select bits |
|---------|---|
| | If SSRCG = 1: 111 = Reserved 110 = PTGO15 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 101 = PTGO14 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 100 = PTGO13 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 011 = PTGO12 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion ⁽²⁾ 001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion ⁽²⁾ 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion ⁽²⁾ |
| | If SSRCG = 0: 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU ends sampling and starts conversion 101 = Reserved |
| | 101 - Reserved 100 = Timer5 compare ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on the INT0 pin ends sampling and starts conversion 000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode) |
| bit 4 | SSRCG: Sample Trigger Source Group bit |
| | See SSRC<2:0> for details. |
| bit 3 | SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) In 12-bit mode (AD21B = 1), SIMSAM is Unimplemented and is Read as '0': 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence |
| bit 2 | ASAM: ADC1 Sample Auto-Start bit |
| | 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set 0 = Sampling begins when the SAMP bit is set |
| bit 1 | SAMP: ADC1 Sample Enable bit |
| | 1 = ADC Sample-and-Hold amplifiers are sampling 0 = ADC Sample-and-Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write '0' to end sampling and start conversion. If SSRC<2:0> ≠ 000, automatically cleared by hardware to end sampling and start conversion. |
| bit 0 | DONE: ADC1 Conversion Status bit ⁽³⁾ |
| | 1 = ADC conversion cycle has completed 0 = ADC conversion has not started or is in progress Automatically set by hardware when the ADC conversion is complete. Software can write '0' to clear the DONE status bit (software is not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at the start of a new conversion. |
| Note 1: | See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection. |

- 2: This setting is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
- **3:** Do not clear the DONE bit in software if Auto-Sample is enabled (ASAM = 1).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------------------------|-------|------------------|-------|------------------------------------|-------|-----------------|-------|
| | | | X<3 | 81:24> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | X<2 | 23:16> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-------------------|--------------|--|--|--|--|--|--|
| | | Х< | 15:8> | | | | |
| | | | | | | bit 8 | |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | |
| | | X<7:1> | | | | — | |
| | | | | | | bit 0 | |
| | | | | | | | |
| t | W = Writable | bit | U = Unimplen | nented bit, rea | id as '0' | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | |
| · · · · | R/W-0 | R/W-0 R/W-0 t W = Writable VR '1' = Bit is set | R/W-0 R/W-0 R/W-0 X<7:1> W = Writable bit R '1' = Bit is set | R/W-0 R/W-0 R/W-0 R/W-0 X<7:1> W = Writable bit U = Unimplen W '1' = Bit is set '0' = Bit is clear | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 K W = Writable bit U = Unimplemented bit, real W '1' = Bit is set '0' = Bit is cleared | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 K W = Writable bit U = Unimplemented bit, read as '0' VR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr | |

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | | # of Cycles ⁽²⁾ | Status Flags Affected |
|--------------------|----------------------|--|--|---|---|-------------------------------|--------------------------|
| 25 | DAW | DAW | Wn | Wn = decimal adjust Wn | 1 | 1 | С |
| 26 | DEC | DEC | f | f = f - 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | f,WREG | WREG = f – 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | Ws,Wd | Wd = Ws - 1 | 1 | 1 | C,DC,N,OV,Z |
| 27 | DEC2 | DEC2 | f | f = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | f,WREG | WREG = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | Ws,Wd | Wd = Ws - 2 | 1 | 1 | C,DC,N,OV,Z |
| 28 | DISI | DISI | #lit14 | Disable Interrupts for k instruction cycles | 1 | 1 | None |
| 29 | DIV | DIV.S | Wm,Wn | Signed 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.SD | Wm,Wn | Signed 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.U | Wm,Wn | Unsigned 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.UD | Wm,Wn | Unsigned 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| 30 | DIVF | DIVF | Wm, Wn ⁽¹⁾ | Signed 16/16-bit Fractional Divide | 1 | 18 | N,Z,C,OV |
| 31 | DO | DO | #lit15,Expr ⁽¹⁾ | Do code to PC + Expr, lit15 + 1 times | 2 | 2 | None |
| | | DO | Wn,Expr ⁽¹⁾ | Do code to PC + Expr, (Wn) + 1 times | 2 | 2 | None |
| 32 | ED | ED | Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾ | Euclidean Distance (no accumulate) | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 33 | EDAC | EDAC | Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾ | Euclidean Distance | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 34 | EXCH | EXCH | Wns,Wnd | Swap Wns with Wnd | 1 | 1 | None |
| 35 | FBCL | FBCL | Ws,Wnd | Find Bit Change from Left (MSb) Side | 1 | 1 | С |
| 36 | FF1L | FF1L | Ws,Wnd | Find First One from Left (MSb) Side | 1 | 1 | С |
| 37 | FF1R | FF1R | Ws,Wnd | Find First One from Right (LSb) Side | 1 | 1 | С |
| 38 | GOTO | GOTO | Expr | Go to address | 2 | 4 | None |
| | | GOTO | Wn | Go to indirect | 1 | 4 | None |
| | | GOTO.L | Wn | Go to indirect (long address) | 1 | 4 | None |
| 39 | INC | INC | f | f = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | f,WREG | WREG = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | Ws,Wd | Wd = Ws + 1 | 1 | 1 | C,DC,N,OV,Z |
| 40 | INC2 | INC2 | f | f = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | f,WREG | WREG = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | Ws,Wd | Wd = Ws + 2 | 1 | 1 | C,DC,N,OV,Z |
| 41 | IOR | IOR | f | f = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | f,WREG | WREG = f.IOR. WREG | 1 | 1 | N,Z |
| | | IOR | #lit10,Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N,Z |
| | | IOR | Wb,Ws,Wd | Wd = Wb .IOR. Ws | 1 | 1 | N,Z |
| | | IOR | Wb,#lit5,Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N,Z |
| 42 | LAC | LAC | Wso,#Slit4,Acc | Load Accumulator | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 43 | LNK | LNK | #lit14 | Link Frame Pointer | 1 | 1 | SFA |
| 44 | LSR | LSR | f | f = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | Ws,Wd | Wd = Logical Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | LSR Wb, Wns, Wnd Wnd = Logical Right Shift Wb by Wns | | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | LSR | Wb,#lit5,Wnd | Wnd = Logical Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 45 | MAC | MAC | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾ | Multiply and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| | | MAC | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾ | Square and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | |
|--------------------|--------------------------------|---------------|--|-----------------------|------------------|--|--|
| Parameter No. | Тур. | Max. | Units | Units Conditions | | | |
| Power-Down | Current (IPD) ⁽¹⁾ - | dsPIC33EP32GI | P50X, dsPIC33EF | P32MC20X/50X and PIC2 | 24EP32GP/MC20X | | |
| DC60d | 30 | 100 | μA | -40°C | | | |
| DC60a | 35 | 100 | μA | +25°C | 3.3V | | |
| DC60b | 150 | 200 | μA | +85°C | | | |
| DC60c | 250 | 500 | μA | +125°C | | | |
| Power-Down | Current (IPD) ⁽¹⁾ - | dsPIC33EP64GI | P50X, dsPIC33EI | P64MC20X/50X and PIC2 | 24EP64GP/MC20X | | |
| DC60d | 25 | 100 | μA | -40°C | 3.3V | | |
| DC60a | 30 | 100 | μA | +25°C | | | |
| DC60b | 150 | 350 | μA | +85°C | | | |
| DC60c | 350 | 800 | μA | +125°C | | | |
| Power-Down | Current (IPD) ⁽¹⁾ – | dsPIC33EP128G | P50X, dsPIC33E | P128MC20X/50X and PI | C24EP128GP/MC20X | | |
| DC60d | 30 | 100 | μA | -40°C | | | |
| DC60a | 35 | 100 | μA | +25°C | 3 3// | | |
| DC60b | 150 | 350 | μA | +85°C | 5.50 | | |
| DC60c | 550 | 1000 | μA | +125°C | | | |
| Power-Down | Current (IPD) ⁽¹⁾ – | dsPIC33EP256G | P50X, dsPIC33E | P256MC20X/50X and PIC | C24EP256GP/MC20X | | |
| DC60d | 35 | 100 | μA | -40°C | | | |
| DC60a | 40 | 100 | μA | +25°C | 3 3// | | |
| DC60b | 250 | 450 | μA | +85°C | 5.5 V | | |
| DC60c | 1000 | 1200 | μA | +125°C | | | |
| Power-Down | Current (IPD) ⁽¹⁾ – | dsPIC33EP512G | P50X, dsPIC33E | P512MC20X/50X and PI | C24EP512GP/MC20X | | |
| DC60d | 40 | 100 | μA | -40°C | | | |
| DC60a | 45 | 100 | μA | +25°C | 3 3\/ | | |
| DC60b | 350 | 800 | μA | +85°C | 0.0V | | |
| DC60c | 1100 | 1500 | μΑ | +125°C | | | |

TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| | Standard Operating Conditions: 3.0V to 3.6V | | | | |
|--------------------|---|--|--|--|--|
| | (unless otherwise stated) | | | | |
| | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | |
| AC CHARACTERISTICS | $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | |
| | Operating voltage VDD range as described in Section 30.1 "DC | | | | |
| | Characteristics". | | | | |

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param No. | Symbol | Characteristic | Min. | Тур. | Max. | Units | Conditions |
|--------------|--------|-----------------------|------|------|------|-------|---|
| DO50 | Cosco | OSC2 Pin | _ | — | 15 | pF | In XT and HS modes, when external clock is used to drive OSC1 |
| DO56 | Сю | All I/O Pins and OSC2 | — | — | 50 | pF | EC mode |
| DO58 | Св | SCLx, SDAx | _ | | 400 | pF | In I ² C™ mode |

33.1 Package Marking Information (Continued)

48-Lead UQFN (6x6x0.5 mm)



Example 33EP64GP 504-I/MV (3) 1310017

64-Lead QFN (9x9x0.9 mm)



Example dsPIC33EP 64GP506 -I/MR® 1310017

64-Lead TQFP (10x10x1 mm)



Example



© 2011-2013 Microchip Technology Inc.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | | 0.65 BSC | |
| Contact Pad Spacing | С | | 7.20 | |
| Contact Pad Width (X28) | X1 | | | 0.45 |
| Contact Pad Length (X28) | Y1 | | | 1.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A