



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp204-h-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp204-h-pt</a>

## Table of Contents

1.0	Device Overview .....	25
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers .....	29
3.0	CPU .....	35
4.0	Memory Organization .....	45
5.0	Flash Program Memory .....	119
6.0	Resets .....	123
7.0	Interrupt Controller .....	127
8.0	Direct Memory Access (DMA) .....	139
9.0	Oscillator Configuration .....	153
10.0	Power-Saving Features .....	163
11.0	I/O Ports .....	173
12.0	Timer1 .....	203
13.0	Timer2/3 and Timer4/5 .....	207
14.0	Input Capture .....	213
15.0	Output Compare .....	219
16.0	High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) .....	225
17.0	Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) .....	249
18.0	Serial Peripheral Interface (SPI) .....	265
19.0	Inter-Integrated Circuit™ (I <sup>2</sup> C™) .....	273
20.0	Universal Asynchronous Receiver Transmitter (UART) .....	281
21.0	Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only) .....	287
22.0	Charge Time Measurement Unit (CTMU) .....	315
23.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC) .....	321
24.0	Peripheral Trigger Generator (PTG) Module .....	337
25.0	Op Amp/Comparator Module .....	355
26.0	Programmable Cyclic Redundancy Check (CRC) Generator .....	373
27.0	Special Features .....	379
28.0	Instruction Set Summary .....	387
29.0	Development Support .....	397
30.0	Electrical Characteristics .....	401
31.0	High-Temperature Electrical Characteristics .....	467
32.0	DC and AC Device Characteristics Graphs .....	475
33.0	Packaging Information .....	479
	Appendix A: Revision History .....	507
	Index .....	517
	The Microchip Web Site .....	525
	Customer Change Notification Service .....	525
	Customer Support .....	525
	Product Identification System .....	527

**TABLE 4-11: PTG REGISTER MAP**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGCST	0AC0	PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWTO	—	—	—	—	PTGITM<1:0>	0000	
PTGCON	0AC2	PTGCLK<2:0>				PTGDIV<4:0>				PTGPWD<3:0>				PTGWDT<2:0>				0000
PTGBTE	0AC4	ADCTS<4:1>				IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGHOLD	0AC6	PTGHOLD<15:0>															0000	
PTGT0LIM	0AC8	PTGT0LIM<15:0>															0000	
PTGT1LIM	0ACA	PTGT1LIM<15:0>															0000	
PTGSDLIM	0ACC	PTGSDLIM<15:0>															0000	
PTGC0LIM	0ACE	PTGC0LIM<15:0>															0000	
PTGC1LIM	0AD0	PTGC1LIM<15:0>															0000	
PTGADJ	0AD2	PTGADJ<15:0>															0000	
PTGL0	0AD4	PTGL0<15:0>															0000	
PTGQPTR	0AD6	—	—	—	—	—	—	—	—	—	—	—	—	—	PTGQPTR<4:0>	0000		
PTGQUE0	0AD8	STEP1<7:0>															0000	
PTGQUE1	0ADA	STEP3<7:0>															0000	
PTGQUE2	0ADC	STEP5<7:0>															0000	
PTGQUE3	0ADE	STEP7<7:0>															0000	
PTGQUE4	0AE0	STEP9<7:0>															0000	
PTGQUE5	0AE2	STEP11<7:0>															0000	
PTGQUE6	0AE4	STEP13<7:0>															0000	
PTGQUE7	0AE6	STEP15<7:0>															0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency,  $F_{CY}$ , is given by Equation 9-1.

### EQUATION 9-1: DEVICE OPERATING FREQUENCY


$$F_{CY} = F_{osc}/2$$

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency ( $F_{IN}$ ) and output frequency ( $F_{PLLO}$ ). In clock modes S1 and S3, when the PLL output is selected,  $F_{OSC} = F_{PLLO}$ .

Equation 9-3 provides the relationship between input frequency ( $F_{IN}$ ) and VCO frequency ( $F_{VCO}$ ).

**FIGURE 9-2: PLL BLOCK DIAGRAM**



### EQUATION 9-2: FPLLO CALCULATION

$$F_{PLLO} = F_{IN} \times \left( \frac{M}{N_1 \times N_2} \right) = F_{IN} \times \left( \frac{(PLL DIV + 2)}{(PLLPRE + 2) \times 2(PLL POST + 1)} \right)$$

Where:

$$N_1 = PLLPRE + 2$$

$$N_2 = 2 \times (PLL POST + 1)$$

$$M = PLL DIV + 2$$

### EQUATION 9-3: Fvco CALCULATION

$$F_{VCO} = F_{IN} \times \left( \frac{M}{N_1} \right) = F_{IN} \times \left( \frac{(PLL DIV + 2)}{(PLLPRE + 2)} \right)$$

**REGISTER 11-18: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP35R<5:0>							
bit 15											bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP20R<5:0>							
bit 7											bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14      **Unimplemented:** Read as '0'bit 13-8      **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits  
(see Table 11-3 for peripheral function numbers)bit 7-6      **Unimplemented:** Read as '0'bit 5-0      **RP20R<5:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits  
(see Table 11-3 for peripheral function numbers)**REGISTER 11-19: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP37R<5:0>							
bit 15											bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP36R<5:0>							
bit 7											bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14      **Unimplemented:** Read as '0'bit 13-8      **RP37R<5:0>:** Peripheral Output Function is Assigned to RP37 Output Pin bits  
(see Table 11-3 for peripheral function numbers)bit 7-6      **Unimplemented:** Read as '0'bit 5-0      **RP36R<5:0>:** Peripheral Output Function is Assigned to RP36 Output Pin bits  
(see Table 11-3 for peripheral function numbers)

## 12.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 12.1.1 KEY RESOURCES

- “Timers” (DS70362) in the “dsPIC33/PIC24 Family Reference Manual”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “dsPIC33/PIC24 Family Reference Manual” Sections
- Development Tools

**REGISTER 15-1: OC<sub>x</sub>CON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)**

bit 3	<b>TRIGMODE:</b> Trigger Status Mode Select bit 1 = TRIGSTAT (OC <sub>x</sub> CON2<6>) is cleared when OC <sub>x</sub> RS = OC <sub>x</sub> TMR or in software 0 = TRIGSTAT is cleared only by software
bit 2-0	<b>OCM&lt;2:0&gt;:</b> Output Compare x Mode Select bits 111 = Center-Aligned PWM mode: Output set high when OC <sub>x</sub> TMR = OC <sub>x</sub> R and set low when OC <sub>x</sub> TMR = OC <sub>x</sub> RS <sup>(1)</sup> 110 = Edge-Aligned PWM mode: Output set high when OC <sub>x</sub> TMR = 0 and set low when OC <sub>x</sub> TMR = OC <sub>x</sub> R <sup>(1)</sup> 101 = Double Compare Continuous Pulse mode: Initializes OC <sub>x</sub> pin low, toggles OC <sub>x</sub> state continuously on alternate matches of OC <sub>x</sub> R and OC <sub>x</sub> RS 100 = Double Compare Single-Shot mode: Initializes OC <sub>x</sub> pin low, toggles OC <sub>x</sub> state on matches of OC <sub>x</sub> R and OC <sub>x</sub> RS for one cycle 011 = Single Compare mode: Compare event with OC <sub>x</sub> R, continuously toggles OC <sub>x</sub> pin 010 = Single Compare Single-Shot mode: Initializes OC <sub>x</sub> pin high, compare event with OC <sub>x</sub> R, forces OC <sub>x</sub> pin low 001 = Single Compare Single-Shot mode: Initializes OC <sub>x</sub> pin low, compare event with OC <sub>x</sub> R, forces OC <sub>x</sub> pin high 000 = Output compare channel is disabled

**Note 1:** OC<sub>x</sub>R and OC<sub>x</sub>RS are double-buffered in PWM mode only.

**2:** Each Output Compare x module (OC<sub>x</sub>) has one PTG clock source. See **Section 24.0 “Peripheral Trigger Generator (PTG) Module”** for more information.

PTGO4 = OC1

PTGO5 = OC2

PTGO6 = OC3

PTGO7 = OC4

REGISTER 16-2: PTCON2: PWM<sub>x</sub> PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCLKDIV2 <sup>(1)</sup>	PCLKDIV1 <sup>(1)</sup>	PCLKDIV0 <sup>(1)</sup>
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-3      **Unimplemented:** Read as '0'bit 2-0      **PCLKDIV<2:0>:** PWM<sub>x</sub> Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>

111 = Reserved

110 = Divide-by-64

101 = Divide-by-32

100 = Divide-by-16

011 = Divide-by-8

010 = Divide-by-4

001 = Divide-by-2

000 = Divide-by-1, maximum PWM<sub>x</sub> timing resolution (power-on default)

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

## REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 0

**CH123SA:** Channel 1, 2, 3 Positive Input Select for Sample MUXA bit

In 12-bit mode (AD21B = 1), CH123SA is Unimplemented and is Read as '0':

Value	ADC Channel		
	CH1	CH2	CH3
1 <sup>(2)</sup>	OA1/AN3	OA2/AN0	OA3/AN6
0 <sup>(1,2)</sup>	OA2/AN0	AN1	AN2

**Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.

**2:** The OA<sub>x</sub> input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the AN<sub>x</sub> input is used.

## **24.2 PTG Resources**

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### **24.2.1 KEY RESOURCES**

- “Peripheral Trigger Generator” (DS70669) in the “dsPIC33/PIC24 Family Reference Manual”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “dsPIC33/PIC24 Family Reference Manual” Sections
- Development Tools

**REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER<sup>(1)</sup>**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGC1LIM<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGC1LIM<7:0>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **PTGC1LIM<15:0>: PTG Counter 1 Limit Register bits**

May be used to specify the loop count for the PTGJMP1 Step command or as a limit register for the General Purpose Counter 1.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGstrt = 1).**REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER<sup>(1)</sup>**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGHOLD<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGHOLD<7:0>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **PTGHOLD<15:0>: PTG General Purpose Hold Register bits**

Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGCOPY command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGstrt = 1).

**TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)**

bit 3-0	Step Command	OPTION<3:0>	Option Description
PTGWHI <sup>(1)</sup> or PTGWLO <sup>(1)</sup>	0000	PWM Special Event Trigger. <sup>(3)</sup>	
	0001	PWM master time base synchronization output. <sup>(3)</sup>	
	0010	PWM1 interrupt. <sup>(3)</sup>	
	0011	PWM2 interrupt. <sup>(3)</sup>	
	0100	PWM3 interrupt. <sup>(3)</sup>	
	0101	Reserved.	
	0110	Reserved.	
	0111	OC1 Trigger event.	
	1000	OC2 Trigger event.	
	1001	IC1 Trigger event.	
	1010	CMP1 Trigger event.	
	1011	CMP2 Trigger event.	
	1100	CMP3 Trigger event.	
	1101	CMP4 Trigger event.	
	1110	ADC conversion done interrupt.	
	1111	INT2 external interrupt.	
PTGIRQ <sup>(1)</sup>	0000	Generate PTG Interrupt 0.	
	0001	Generate PTG Interrupt 1.	
	0010	Generate PTG Interrupt 2.	
	0011	Generate PTG Interrupt 3.	
	0100	Reserved.	
	•	•	
	•	•	
	1111	Reserved.	
PTGTRIG <sup>(2)</sup>	00000	PTGO0.	
	00001	PTGO1.	
	•	•	
	•	•	
	11110	PTGO30.	
	11111	PTGO31.	

**Note 1:** All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

**2:** Refer to Table 24-2 for the trigger output descriptions.

**3:** This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

**REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER**

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	CVR2OE <sup>(1)</sup>	—	—	—	VREFSEL	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR1OE <sup>(1)</sup>	CVRR	CVRSS <sup>(2)</sup>	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR


'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15	<b>Unimplemented:</b> Read as '0'
bit 14	<b>CVR2OE:</b> Comparator Voltage Reference 2 Output Enable bit <sup>(1)</sup> 1 = (AVDD – AVSS)/2 is connected to the CVREF2O pin 0 = (AVDD – AVSS)/2 is disconnected from the CVREF2O pin
bit 13-11	<b>Unimplemented:</b> Read as '0'
bit 10	<b>VREFSEL:</b> Comparator Voltage Reference Select bit 1 = CVREFIN = VREF+ 0 = CVREFIN is generated by the resistor network
bit 9-8	<b>Unimplemented:</b> Read as '0'
bit 7	<b>CVREN:</b> Comparator Voltage Reference Enable bit 1 = Comparator voltage reference circuit is powered on 0 = Comparator voltage reference circuit is powered down
bit 6	<b>CVR1OE:</b> Comparator Voltage Reference 1 Output Enable bit <sup>(1)</sup> 1 = Voltage level is output on the CVREF1O pin 0 = Voltage level is disconnected from then CVREF1O pin
bit 5	<b>CVRR:</b> Comparator Voltage Reference Range Selection bit 1 = CVRSRC/24 step-size 0 = CVRSRC/32 step-size
bit 4	<b>CVRSS:</b> Comparator Voltage Reference Source Selection bit <sup>(2)</sup> 1 = Comparator voltage reference source, CVRSRC = (VREF+) – (AVSS) 0 = Comparator voltage reference source, CVRSRC = AVDD – AVss
bit 3-0	<b>CVR&lt;3:0&gt;</b> Comparator Voltage Reference Value Selection 0 ≤ CVR<3:0> ≤ 15 bits <u>When CVRR = 1:</u> CVREFIN = (CVR<3:0>/24) • (CVRSRC) <u>When CVRR = 0:</u> CVREFIN = (CVRSRC/4) + (CVR<3:0>/32) • (CVRSRC)

**Note 1:** CVRxOE overrides the TRISx and the ANSELx bit settings.**2:** In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

**FIGURE 26-2:** CRC SHIFT ENGINE DETAIL

**Note 1:** Each XOR stage of the shift engine is programmable. See text for details.

**2:** Polynomial length  $n$  is determined by ( $[PLEN<4:0>] + 1$ ).

## 26.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the  $PLEN<4:0>$  bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

$$\begin{aligned} &x_{16} + x_{12} + x_5 + 1 \\ &\text{and} \\ &x_{32} + x_{26} + x_{23} + x_{22} + x_{16} + x_{12} + x_{11} + x_{10} + x_8 + x_7 \\ &\quad + x_5 + x_4 + x_2 + x + 1 \end{aligned}$$

To program these polynomials into the CRC generator, set the register bits as shown in Table 26-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example,  $X_{26}$  and  $X_{23}$ ). The 0 bit required by the equation is always XORed; thus,  $X_0$  is a don't care. For a polynomial of length  $N$ , it is assumed that the  $N$ th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

**TABLE 26-1:** CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

CRC Control Bits	Bit Values	
	16-bit Polynomial	32-bit Polynomial
PLEN<4:0>	01111	11111
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x

## 26.2 Programmable CRC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 26.2.1 KEY RESOURCES

- “Programmable Cyclic Redundancy Check (CRC)” (DS70346) in the “dsPIC33/PIC24 Family Reference Manual”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “dsPIC33/PIC24 Family Reference Manual” Sections
- Development Tools


### 30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X AC characteristics and timing parameters.

**TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC**

AC CHARACTERISTICS	<b>Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)</b> Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended Operating voltage VDD range as described in <b>Section 30.1 “DC Characteristics”</b> .
--------------------	---

**FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS**



**TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS**

Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DO50	COSCO	OSC2 Pin	—	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	CIO	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	CB	SCLx, SDAx	—	—	400	pF	In I <sup>2</sup> C™ mode

**TABLE 30-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS**

AC CHARACTERISTICS			Standard Operating Conditions (see Note 2): 3.0V to 3.6V (unless otherwise stated)				
Param.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
VR310	TSET	Settling Time	—	1	10	μs	(Note 1)

- Note 1:** Settling time is measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.  
**2:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

**TABLE 30-55: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS**


DC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 3.0V to 3.6V (unless otherwise stated)				
Param No.	Symbol	Characteristics	Min.	Typ.	Max.	Units	Conditions
VRD310	CVRES	Resolution	CVRSRC/24	—	CVRSRC/32	LSb	
VRD311	CVRAA	Absolute Accuracy <sup>(2)</sup>	—	±25	—	mV	CVRSRC = 3.3V
VRD313	CVRSRC	Input Reference Voltage	0	—	AVDD + 0.3	V	
VRD314	CVRROUT	Buffer Output Resistance <sup>(2)</sup>	—	1.5k	—	Ω	

- Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2:** Parameter is characterized but not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50	BSC
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

**TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)**

Section Name	Update Description
<b>Section 30.0 “Electrical Characteristics” (Continued)</b>	<p>These SPI2 Timing Requirements were updated:</p> <ul style="list-style-type: none"> <li>• Maximum value for Parameter SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-36, Table 30-37, and Table 30-38)</li> <li>• Maximum value for Parameter SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-40 and Table 30-42)</li> <li>• The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-43)</li> </ul> <p>These SPI1 Timing Requirements were updated:</p> <ul style="list-style-type: none"> <li>• Maximum value for Parameters SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-44, Table 30-45, and Table 30-46)</li> <li>• Maximum value for Parameters SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-47 through Table 30-50)</li> <li>• Minimum value for Parameters SP40 and SP41 see Table 30-44 through Table 30-50)</li> </ul> <p>Updated all Typical values for the CTMU Current Source Specifications (see Table 30-55).</p> <p>Updated Note1, the Maximum value for Parameter AD06, the Minimum value for AD07, and the Typical values for AD09 in the ADC Module Specifications (see Table 30-56).</p> <p>Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 30-57).</p> <p>Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 30-58).</p> <p>Updated the Minimum and Maximum values for Parameter AD21b in the 10-bit Mode ADC Module Specifications (see Table 30-58).</p> <p>Updated Note 2 in the ADC Conversion (12-bit Mode) Timing Requirements (see Table 30-59).</p> <p>Updated Note 1 in the ADC Conversion (10-bit Mode) Timing Requirements (see Table 30-60).</p>

**Revision F (November 2012)**

Removed “Preliminary” from data sheet footer.

**Revision G (March 2013)**

This revision includes the following global changes:

- changes “FLTx” pin function to “FLT<sub>x</sub>” on all occurrences
- adds **Section 31.0 “High-Temperature Electrical Characteristics”** for high-temperature (+150°C) data

This revision also includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-5.

**TABLE A-5: MAJOR SECTION UPDATES**

Section Name	Update Description
<b>Cover Section</b>	<ul style="list-style-type: none"><li>• Changes internal oscillator specification to 1.0%</li><li>• Changes I/O sink/source values to 12 mA or 6 mA</li><li>• Corrects 44-pin VTLA pin diagram (pin 32 now shows as 5V tolerant)</li></ul>
<b>Section 4.0 “Memory Organization”</b>	<ul style="list-style-type: none"><li>• Deletes references to Configuration Shadow registers</li><li>• Corrects the spelling of the JTAGIP and PTGWDITP bits throughout</li><li>• Corrects the Reset value of all IOCON registers as C000h</li><li>• Adds footnote to Table 4-42 to indicate the absence of Comparator 3 in 28-pin devices</li></ul>
<b>Section 6.0 “Resets”</b>	<ul style="list-style-type: none"><li>• Removes references to cold and warm Resets, and clarifies the initial configuration of the device clock source on all Resets</li></ul>
<b>Section 7.0 “Interrupt Controller”</b>	<ul style="list-style-type: none"><li>• Corrects the definition of GIE as “Global Interrupt Enable” (not “General”)</li></ul>
<b>Section 9.0 “Oscillator Configuration”</b>	<ul style="list-style-type: none"><li>• Clarifies the behavior of the CF bit when cleared in software</li><li>• Removes POR behavior footnotes from all control registers</li><li>• Corrects the tuning range of the TUN&lt;5:0&gt; bits in Register 9-4 to an overall range ±1.5%</li></ul>
<b>Section 13.0 “Timer2/3 and Timer4/5”</b>	<ul style="list-style-type: none"><li>• Clarifies the presence of the ADC Trigger in 16-bit Timer3 and Timer5, as well as the 32-bit timers</li></ul>
<b>Section 15.0 “Output Compare”</b>	<ul style="list-style-type: none"><li>• Corrects the first trigger source for SYNCSEL&lt;4:0&gt; (OCxCON2&lt;4:0&gt;) as OCxRS match</li></ul>
<b>Section 16.0 “High-Speed PWM Module”</b>	<ul style="list-style-type: none"><li>• Clarifies the source of the PWM interrupts in Figure 16-1</li><li>• Corrects the Reset states of IOCONx&lt;15:14&gt; in Register 16-13 as ‘11’</li></ul>
<b>Section 17.0 “Quadrature Encoder Interface (QEI) Module”</b>	<ul style="list-style-type: none"><li>• Clarifies the operation of the IMV&lt;1:0&gt; bits (QEICON&lt;9:8&gt;) with updated text and additional notes</li><li>• Corrects the first prescaler value for QFVDIV&lt;2:0&gt; (QE1OC&lt;13:11&gt;), now 1:128</li></ul>
<b>Section 23.0 “10-Bit/12-Bit Analog-to-Digital Converter (ADC)”</b>	<ul style="list-style-type: none"><li>• Adds note to Figure 23-1 that Op Amp 3 is not available in 28-pin devices</li><li>• Changes “sample clock” to “sample trigger” in AD1CON1 (Register 23-1)</li><li>• Clarifies footnotes on op amp usage in Registers 23-5 and 23-6</li></ul>
<b>Section 25.0 “Op Amp/ Comparator Module”</b>	<ul style="list-style-type: none"><li>• Adds Note text to indicate that Comparator 3 is unavailable in 28-pin devices</li><li>• Splits Figure 25-1 into two figures for clearer presentation (Figure 25-1 for Op amp/ Comparators 1 through 3, Figure 25-2 for Comparator 4). Subsequent figures are renumbered accordingly.</li><li>• Corrects reference description in xxxx (now (AVDD+AVSS)/2)</li><li>• Changes CMSTAT&lt;15&gt; in Register 25-1 to “PSIDL”</li></ul>
<b>Section 27.0 “Special Features”</b>	<ul style="list-style-type: none"><li>• Corrects the addresses of all Configuration bytes for 512 Kbyte devices</li></ul>

Remappable Input for U1RX .....	176	Memory Map for PIC24EP256GP/MC20X/50X Devices .....	60
Reset System .....	123	Memory Map for PIC24EP32GP/MC20X/50X Devices .....	57
Shared Port Structure .....	173	Memory Map for PIC24EP512GP/MC20X/50X Devices .....	61
Single-Phase Synchronous Buck Converter .....	33	Memory Map for PIC24EP64GP/MC20X/50X Devices .....	58
SPI <sub>x</sub> Module .....	266	Near Data Space .....	51
Suggested Oscillator Circuit Placement .....	31	Organization, Alignment .....	51
Type B Timer (Timer2 and Timer4) .....	208	SFR Space .....	51
Type B/Type C Timer Pair (32-Bit Timer) .....	209	Width .....	51
Type C Timer (Timer3 and Timer5) .....	208	 Data Memory	
UARTx Module .....	281	Arbitration and Bus Master Priority .....	110
User-Programmable Blanking Function .....	357	 Data Space	
Watchdog Timer (WDT) .....	385	Extended X .....	109
Brown-out Reset (BOR) .....	384	Paged Memory Scheme .....	105
<b>C</b>		 DC and AC Characteristics	
C Compilers		Graphs .....	475
MPLAB XC Compilers .....	398	 DC Characteristics	
Charge Time Measurement Unit. See CTMU.		BOR .....	411
Code Examples		CTMU Current Source Requirements .....	458
IC1 Connection to QE1 Input on		Doze Current (I <sub>DOZE</sub> ) .....	407, 469
Pin 43 of dsPIC33EPXXXMC206 .....	176	High Temperature .....	468
Port Write/Read .....	174	I/O Pin Input Specifications .....	408
PWM <sub>x</sub> Write-Protected Register		I/O Pin Output Specifications .....	411, 470
Unlock Sequence .....	226	Idle Current (I <sub>IDLE</sub> ) .....	405, 469
PWRSAV Instruction Syntax .....	163	Op Amp/Comparator Requirements .....	455
Code Protection .....	379, 386	Op Amp/Comparator Voltage Reference	
CodeGuard Security .....	379, 386	Requirements .....	457
Configuration Bits .....	379	Operating Current (I <sub>DD</sub> ) .....	404, 469
Description .....	381	Operating MIPS vs. Voltage .....	402, 468
Configuration Byte Register Map .....	380	Power-Down Current (I <sub>PD</sub> ) .....	406, 469
Configuring Analog and Digital Port Pins .....	174	Program Memory .....	412
CPU		Temperature and Voltage .....	468
Addressing Modes .....	35	Temperature and Voltage Specifications .....	403
Clocking System Options .....	154	Thermal Operating Conditions .....	468
Fast RC (FRC) Oscillator .....	154	Watchdog Timer Delta Current .....	407
FRC Oscillator with PLL .....	154	 Demo/Development Boards, Evaluation and	
FRC Oscillator with Postscaler .....	154	Starter Kits .....	400
Low-Power RC (LPRC) Oscillator .....	154	 Development Support	
Primary (XT, HS, EC) Oscillator .....	154	Third-Party Tools .....	400
Primary Oscillator with PLL .....	154	 DMA Controller	
Control Registers .....	40	Channel to Peripheral Associations .....	140
Data Space Addressing .....	35	Control Registers .....	141
Instruction Set .....	35	DMA <sub>x</sub> CNT .....	141
Resources .....	39	DMA <sub>x</sub> CON .....	141
CTMU		DMA <sub>x</sub> PAD .....	141
Control Registers .....	317	DMA <sub>x</sub> REQ .....	141
Resources .....	316	DMA <sub>x</sub> STA .....	141
Customer Change Notification Service .....	524	DMA <sub>x</sub> STB .....	141
Customer Notification Service .....	524	Resources .....	141
Customer Support .....	524	Supported Peripherals .....	139
<b>D</b>		Doze Mode .....	165
Data Address Space .....	51	DSP Engine .....	44
Memory Map for dsPIC33EP128MC20X/50X, dsPIC33EP128GP50X Devices .....	54	 <b>E</b>	
Memory Map for dsPIC33EP256MC20X/50X, dsPIC33EP256GP50X Devices .....	55	ECAN Message Buffers	
Memory Map for dsPIC33EP32MC20X/50X, dsPIC33EP32GP50X Devices .....	52	Word 0 .....	310
Memory Map for dsPIC33EP512MC20X/50X, dsPIC33EP512GP50X Devices .....	56	Word 1 .....	310
Memory Map for dsPIC33EP64MC20X/50X, dsPIC33EP64GP50X Devices .....	53	Word 2 .....	311
Memory Map for PIC24EP128GP/MC20X/50X Devices .....	59	Word 3 .....	311
		Word 4 .....	312
		Word 5 .....	312
		Word 6 .....	313
		Word 7 .....	313

**NOTES:**