



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp204-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

File Name         Addr.         Bit 15         Bit 14         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 00         All Reset           OC1CON1         0900         —         —         OCSIDL         CCTSEL<2.0>         —         ENFLT8         ENFLT8         —         OCFIT8         OCFIT8<		+- I U.	001	FUIC			CUGII	OUTFU			KE013		F						
OC1CON1         0900         —         —         ENFLTB         ENFLTB         ENFLTB         OCFLTB         OCFLTB         OCFLTA         TRIGMODE         OCM<2:0>         0000           OC1CON2         9902         FLTMD         FLTOUT         FLTRIEN         OCINV         —         —         —         OC32         OCTRIG         TRIGSTAT         OCFLTB         OCFLTA         TRIGMODE         OCM<2:0>         0000           OC100N2         9902         FLTMD         FLTRIEN         OCINV         —         —         —         OC32         OCTRIG         TRIGSTAT         OCTRIS         SYNCSEL-4:0>         0000           OC100N2         9906         —         —         OUDUT Compare 1 Register	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON2       0902       FLTMD       FLTNIEN       OCINV       —       —       OC22       OCTRIG       TRIGSTAT       OCTRIS       SYNCSEL4:0>       0000         OC1RN       0906	OC1CON1	0900	_	—	OCSIDL	C	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>	•	0000
0C1RS       0904	OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	)>		000C
OC1R       096	OC1RS	0904	Output Compare 1 Secondary Register xxxx									xxxx							
0C1TMR       0908	OC1R	0906								Output Co	mpare 1 Re	egister							xxxx
OC2CON1         090A         —         OCSIDL         C_TSEL<2:>         —         ENFLTB         ENFLTB         M         OCFLTB         OCFLTA         TRIGMODE         OCM         000000000000000000000000000000000000	OC1TMR	0908								Timer V	alue 1 Regi	ster							xxxx
OC2CON2       0900       FLTMU       FLTMU FLTNIEN       OCINV       -       -       OC32       OCTRIG       TRIGSTAT       OCTRIS       SYNCSEL4:0>       OOD         OC2R       0906       -       -       OC4       Corras       SYNCSEL4:0>       OOD       OOD       OC2R       OOD       Corras       SYNCSEL4:0>       OOD       OO	OC2CON1	090A		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2RS       0906       Image: Second Windows Condows	OC2CON2	090C	FLTMD	FLTMD FLTOUT FLTTRIEN OCINV OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL<4:0> OC							000C								
OC2R       0910       UNIC UNIC UNIC UNIC UNIC UNIC UNIC UNIC	OC2RS	090E	Output Compare 2 Secondary Register xxx									xxxx							
OC2TMR       0912       Image: Second	OC2R	0910	Output Compare 2 Register x								xxxx								
OC3CON1       0914       —       —       OCSIDL       OCTSEL<2:>       —       ENFLTB       ENFLTA       —       OCFLTB       OCFLTA       TRIGMODE       OCM<2:>>       000000000000000000000000000000000000	OC2TMR	0912								Timer V	alue 2 Regi	ster							xxxx
OC3CON20916FLTMDFLTOUTFLTRIENOCINV———OC32OCTRIGTRIGSTATOCTRISSYNCSEL4:0>0000OC3RS09180918	OC3CON1	0914		—	OCSIDL	0	CTSEL<2:	0>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC3Rs       0918       Output Compare 3 Secondary Register       xxxx         OC3R       091A	OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	)>		000C
OC3R       091A	OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							xxxx
OC3TMR       091C	OC3R	091A								Output Co	mpare 3 Re	egister							xxxx
OC4CON1         091E         —         OCSIDL         OCTSEL<2:···         —         ENFLTB         ENFLTB         OCFLTB         OCFLTB         OCFLTA         TRIGMODE         OCM<2:0>         000000000000000000000000000000000000	OC3TMR	091C								Timer V	alue 3 Regi	ster							xxxx
OC4CON2         0920         FLTMD         FLTRIEN         OCINV         —         —         OC32         OCTRIG         TRIGSTAT         OCTRIS         SYNCSEL<4:0>         000000000000000000000000000000000000	OC4CON1	091E	—	—	OCSIDL	0	CTSEL<2:	0>	_	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4Rs0922Output Compare 4 Secondary RegisterxxxxOC4R0924Output Compare 4 RegisterxxxxOC4TMR0926Timer Value 4 Registerxxxx	OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	)>		000C
OC4R         0924         Output Compare 4 Register         xxxx           OC4TMR         0926         Timer Value 4 Register         xxxx	OC4RS	0922							Outp	out Compare	e 4 Seconda	ary Register							xxxx
OC4TMR 0926 Timer Value 4 Register xxxx	OC4R	0924								Output Co	mpare 4 Re	egister							xxxx
	OC4TMR	0926		Timer Value 4 Register xxxx															

## TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit 8	
R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> <sup>(2)</sup>		RA	Ν	OV	Z	С	
bit 7						-	bit 0	
								1

## REGISTER 7-1: SR: CPU STATUS REGISTER<sup>(1)</sup>

Legend:	C = Clearable bit		-
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup>
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)

- **Note 1:** For complete register details, see Register 3-1.
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

## **REGISTER 8-7:** DMAXPAD: DMA CHANNEL X PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = U				U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is					x = Bit is unkr	nown	

#### bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

## REGISTER 8-8: DMAXCNT: DMA CHANNEL X TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_		CNT<13:8> <sup>(2)</sup>						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CNT<7:0> <sup>(2)</sup>									
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimpler	nented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 CNT<13:0>: DMA Transfer Count Register bits<sup>(2)</sup>

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

**2:** The number of DMA transfers = CNT<13:0> + 1.

NOTES:

# 9.3 Oscillator Control Registers

# REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup>

11-0	R-0	R-0	R-0	U-O	R/W-v	R/W-v	R/W-v			
	COSC2	COSC1	COSCO	_	NOSC2 <sup>(2)</sup>	NOSC1 <sup>(2)</sup>	NOSCO <sup>(2)</sup>			
bit 15							bit 8			
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
CLKLOC	CK IOLOCK	LOCK		CF <sup>(3)</sup>		—	OSWEN			
bit 7							bit 0			
			(							
Legend:	- h l - h :4	y = Value set	from Configur	ation bits on P	'OR	(0)				
$R = Readable bit \qquad W = Witable bit \qquad U = Unimplemented$				mented bit, read	as u					
-n = value	alPOR	I = BILIS Set		0 = Bit is cle	ared		IOWN			
bit 15 Unimplemented: Read as '0'										
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only	<b>'</b> )					
	111 = Fast R(	C Oscillator (F	RC) with Divid	le-by-n	,					
	110 = Fast R	C Oscillator (F	RC) with Divid	le-by-16						
	101 = Low-Po	01 = Low-Power RC Oscillator (LPRC)								
	011 = Primary	100 = Reserved								
	010 = Primary	010 = Primary Oscillator (XT, HS, EC)								
	001 = Fast R 000 = Fast R	001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL) 000 = Fast RC Oscillator (FRC)								
bit 11	Unimplemen	ted: Read as '	0'							
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	<sub>S</sub> (2)						
	111 = Fast R	C Oscillator (F	RC) with Divid	le-by-n						
	110 = Fast R	C Oscillator (F	RC) with Divic	le-by-16						
	101 - Low-PC 100 = Reserv	ed								
	011 = Primary	y Oscillator (X	r, HS, EC) wit	h PLL						
	010 = Primary	y Oscillator (X	r, HS, EC)							
	001 = Fast R0 000 = Fast R0	C Oscillator (FI	RC) with Divid RC)	Ie-by-N and PL	L (FRCPLL)					
bit 7	CLKLOCK: C	lock Lock Ena	ble bit							
	1 = If (FCKS	M0 = 1), then c	lock and PLL	configurations	are locked; if (F	CKSM0 = 0), t	hen clock and			
	0 = Clock and	d PLL selection	ns are not lock	ked, configurat	ions may be mo	dified				
bit 6	IOLOCK: I/O	Lock Enable b	it							
	1 = I/O lock is	active								
	0 = I/O lock is	not active	/ I I \							
bit 5	LOCK: PLL L	LOCK: PLL Lock Status bit (read-only)								
	<ul> <li>1 = indicates</li> <li>0 = Indicates</li> </ul>	that PLL is in	t of lock, start	-up timer is -up timer is in	progress or PLL	is disabled				
Note 1:	Writes to this regis	ter require an e erence Manual	unlock sequer " (available fro	nce. Refer to " om the Microch	<b>Oscillator"</b> (DS ip web site) for	70580) in the <i>"</i> o details.	dsPIC33/			
2:	Direct clock switch This applies to cloc	es between an ck switches in o	y primary osci either direction	llator mode wit	h PLL and FRC ances, the appli	PLL mode are r cation must sw	not permitted. itch to FRC			
	moue as a transitio	nai Clock Sour		IE IWO PLL IIIO	u <del>c</del> s.					

**3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ROON		ROSSLP	ROSEL	RODIV3 <sup>(1)</sup>	RODIV2 <sup>(1)</sup>	RODIV1 <sup>(1)</sup>	RODIV0 <sup>(1)</sup>			
bit 15	•			•		•	bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		<u> </u>				<u> </u>				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	ROON: Refer	ence Oscillato	Output Enab	ole bit						
1 = Reference oscillator output is enabled on the REFCLK pin <sup>(2)</sup> 0 = Reference oscillator output is disabled										
bit 14	Unimplemented: Read as '0'									
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit									
	1 = Reference	e oscillator outp	out continues	to run in Sleep						
	0 = Reference	e oscillator outp	out is disabled	l in Sleep						
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit						
	1 = Oscillator	crystal is used	as the refere	nce clock						
hit 11_8		Peference Os	cillator Divide	r hite(1)						
Dit 11-0	1111 = Refer	ence clock divi	ded by 32 76	R						
	1110 = Refer	ence clock divi	ded by 16,384	4						
	1101 <b>= Refer</b>	ence clock divi	ded by 8,192							
	1100 = Refer	ence clock divi	ded by 4,096							
	1011 = Refer	ence clock divi	ded by 2,048							
	1010 = Relef	ence clock divi	ded by 1,024 ded by 512							
	1000 = Refer	ence clock divi	ded by 256							
	0111 = Refer	ence clock divi	ded by 128							
	0110 = Refer	ence clock divi	ded by 64							
	0101 = Refer	ence clock divi	ded by 32							
	0100 = Refer	ence clock divi	ded by 16							
	0011 = Refer	ence clock divi	ded by 6 ded by 4							
	0001 = Refer	ence clock divi	ded by 2							
	0000 <b>= Refer</b>	ence clock	-							
bit 7-0	Unimplemen	ted: Read as '	כי							

#### REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
  - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_				IC4R<6:0>								
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_				IC3R<6:0>								
bit 7							bit 0					
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown					
bit 15	Unimpleme	ented: Read as '	0'									
bit 14-8	IC4R<6:0>: (see Table 2	IC4R<6:0>: Assign Input Capture 4 (IC4) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)										
	1111001 =	1111001 = Input tied to RPI121										
	•											
	•											
	0000001 =	0000001 = Input tied to CMP1										
bit 7		nput tied to vss	, 0,									
bit 6-0		Assign Input Ca	o unture 3 (IC3)	) to the Correspo	ondina RPn P	in hits						
bit 0 0	(see Table 1	11-2 for input pin	selection nu	mbers)		in bits						
	1111001 =	Input tied to RPI	121	,								
	•											
	0000001 =	Input tied to CM	P1									
	0000000 =	Input tied to Vss	5									

## REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	_	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				OCFAR<6:0>	>		
bit 7	-						bit 0
Legend:							

## REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

## REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				QEB1R<6:0>	•						
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				QEA1R<6:0>	•						
bit 7							bit 0				
Legend:	-1:+		L 14								
R = Readable bit $VV = VVritable bit U = Unin$					nented bit, rea						
-n = Value a	at POR	'1' = Bit is set		$0^{\prime}$ = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplome	ntod: Dood os '	o'								
		nteu: Reau as			- Dia kita						
DIL 14-8	(see Table 1	(see Table 11-2 for input pin selection numbers)									
	1111001 =	Input tied to RPI	121								
	•										
	•										
	0000001 =	0000001 = Input tied to CMP1									
	0000000 =	Input tied to Vss	;								
bit 7	Unimpleme	ented: Read as '	0'								
bit 6-0	QEA1R<6:0	<b>D&gt;:</b> Assign A (QE	A) to the Cor	responding RP	n Pin bits						
	(see Table ?	11-2 for input pin	selection nur	nbers)							
	1111001 =	Input tied to RPI	121								
	•										
	0000001 =	Input tied to CM	P1								
	0000000 =	Input tied to Vss	;								

## REGISTER 17-4: POSICNTH: POSITION COUNTER 1 HIGH WORD REGISTER

-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit 0
			POSCN	IT<23:16>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			POSCN	IT<31:24>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 **POSCNT<31:16>:** High Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

#### REGISTER 17-5: POS1CNTL: POSITION COUNTER 1 LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCN	T<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
POSCNT<7:0>								
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 POSCNT<15:0>: Low Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

#### REGISTER 17-6: POS1HLD: POSITION COUNTER 1 HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **POSHLD<15:0>:** Hold Register for Reading and Writing POS1CNTH bits



#### FIGURE 18-1: SPIX MODULE BLOCK DIAGRAM

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—	—	_	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
		<u> </u>	_		—	FRMDLY	SPIBEN			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplei	mented bit, reac	l as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	FRMEN: Fran	med SPIx Supp	ort bit							
	1 = Framed S 0 = Framed S	<ul> <li>1 = Framed SPIx support is enabled (SSx pin is used as Frame Sync pulse input/output)</li> <li>0 = Framed SPIx support is disabled</li> </ul>								
bit 14	SPIFSD: Fran	me Sync Pulse	Direction Cor	ntrol bit						
	1 = Frame Sy 0 = Frame Sy	/nc pulse input / /nc pulse outpu	(slave) t (master)							
bit 13	FRMPOL: Fra	ame Sync Pulse	e Polarity bit							
	1 = Frame Sy	/nc pulse is acti	ve-high							
	0 = Frame Sy	/nc pulse is acti	ve-low							
bit 12-2	Unimplemen	ted: Read as '0	)'							
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	bit						
	1 = Frame Sy 0 = Frame Sy	/nc pulse coinci /nc pulse prece	des with first des first bit cl	bit clock ock						
bit 0	SPIBEN: Enh	nanced Buffer E	nable bit							
	1 = Enhanceo 0 = Enhanceo	<ul> <li>1 = Enhanced buffer is enabled</li> <li>0 = Enhanced buffer is disabled (Standard mode)</li> </ul>								

#### REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

#### REGISTER 21-24: CxRXOVF1: ECANx RECEIVE BUFFER OVERFLOW REGISTER 1

RXOVF4

bit 7			bit 0
Legend:	C = Writable bit, but or	nly '0' can be written to clear the bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	

RXOVF3

RXOVF2

R = Readable bit	vv = vvritable bit	U = Unimplemented bit, read	as 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<15:0>: Receive Buffer n Overflow bits

RXOVF6

RXOVF7

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

RXOVF5

#### REGISTER 21-25: CxRXOVF2: ECANx RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but only '0' can be written to clear the bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

RXOVF0

RXOVF1

#### 25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

#### 25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

#### FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

DC CHARACTI	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Тур.	Max.	Units	Conditions					
Idle Current (II	dle) <sup>(1)</sup>								
DC40d	3	8	mA	-40°C					
DC40a	3	8	mA	+25°C	2 21/				
DC40b	3	8	mA	+85°C	5.5V	10 1011-5			
DC40c	3	8	mA	+125°C					
DC42d	6	12	mA	-40°C					
DC42a	6	12	mA	+25°C	3 3\/	20 MIPS			
DC42b	6	12	mA	+85°C	5.5 V	20 1011 3			
DC42c	6	12	mA	+125°C					
DC44d	11	18	mA	-40°C					
DC44a	11	18	mA	+25°C	3 3\/				
DC44b	11	18	mA	+85°C	5.5 V	40 1011 3			
DC44c	11	18	mA	+125°C					
DC45d	17	27	mA	-40°C					
DC45a	17	27	mA	+25°C	3 3\/	60 MIPS			
DC45b	17	27	mA	+85°C	5.5 V	00 1011-3			
DC45c	17	27	mA	+125°C					
DC46d	20	35	mA	-40°C					
DC46a	20	35	mA	+25°C	3.3V	70 MIPS			
DC46b	20	35	mA	+85°C					

#### TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

**Note 1:** Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



TADLE 30-23. THVIER I EATERINAL CLOCK THVIING REQUIREIVIEN 13	TABLE 30-23:	TIMER1 EXTERNAL	<b>CLOCK TIMING</b>	<b>REQUIREMENTS</b> <sup>(1)</sup>
---	--------------	-----------------	---------------------	------------------------------------

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(2)</sup>		Min.	Тур.	Max.	Units	Conditions
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	—	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)
			Asynchronous	35	—	—	ns	
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)
			Asynchronous	10	—	—	ns	
TA15	ΤτχΡ	T1CK Input Period Synchronous mode		Greater of: 40 or (2 Tcy + 40)/N	_		ns	N = prescale value (1, 8, 64, 256)
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC		50	kHz	
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal T1CK to Timer	0.75 Tcy + 40		1.75 Tcy + 40	ns	

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.

# TABLE 30-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	Lesserof FP or 11	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	-	—	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	-	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	-	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	—	ns	(Note 4)
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Max	Units	Conditions			
Power-Down	Current (IPD)						
HDC60e	1400	2500	μΑ	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)	
HDC61c	15	—	μA	+150°C	3.3V	Watchdog Timer Current: ∆IWDT (Notes 2, 4)	

#### TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Max	Units	Conditions			
HDC44e	12	30	mA	+150°C 3.3V 40 MIPS			

#### TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Op (unless other Operating ten	erating Condi rwise stated) nperature -40	tions: 3.0V to $0^{\circ}$ C $\leq$ TA $\leq$ +15	9 <b>3.6V</b> 0°C	
Parameter No.	Typical	Мах	Units	Conditions			
HDC20	9	15	mA	+150°C	3.3V	10 MIPS	
HDC22	16	25	mA	+150°C	3.3V	20 MIPS	
HDC23	30	50	mA	+150°C	3.3V	40 MIPS	

#### TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Doze Ratio	Units	Conditions		
HDC72a	24	35	1:2	mA			
HDC72f <sup>(1)</sup>	14	—	1:64	mA	+150°C 3.3V		40 MIPS
HDC72g <sup>(1)</sup>	12	_	1:128	mA			

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## **RECOMMENDED LAND PATTERN**

	N	<b>ILLIMETER</b>	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

NOTES: