

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128gp204t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	_	_	_	_	—		_	—	_	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	0806	_	_	_	_	—		_	—	_	_	_	—	_	MI2C2IF	SI2C2IF	—	0000
IFS4	0808	_	_	CTMUIF	_	—		_	—	_	C1TXIF	_	—	CRCIF	U2EIF	U1EIF	—	0000
IFS6	080C	_	_	_	_	—		_	—	_	_	_	—	_	—	_	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	—	_	—		_	—	_	_	_	—	_	—	_	—	0000
IFS9	0812			_	_	_	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC0	0820		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824			_	_	_	_	_	_	_	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	0826	_	_	—	—		_		_	_	_			—	MI2C2IE	SI2C2IE	_	0000
IEC4	0828	_	_	CTMUIE	—				_	—	C1TXIE			CRCIE	U2EIE	U1EIE		0000
IEC8	0830	JTAGIE	ICDIE	—	—		_		_	_	_			—	_	_	_	0000
IEC9	0832	_	_	—	—		_		_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0	0840			T1IP<2:0>	>	_	(OC1IP<2:0	>	_		IC1IP<2:0>		_		NT0IP<2:0>		4444
IPC1	0842			T2IP<2:0>	>	_	(C2IP<2:0	>	_		IC2IP<2:0>		_	D	MA0IP<2:0>		4444
IPC2	0844		ι	J1RXIP<2:0	0>	_	Ş	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3	0846			_	_	_	C	MA1IP<2:	0>	_		AD1IP<2:0>		_	U	J1TXIP<2:0>		0444
IPC4	0848			CNIP<2:0	>	_		CMIP<2:0	>	_	I	WI2C1IP<2:0	>	_	S	I2C1IP<2:0>		4444
IPC5	084A			_	_	_	_	_	_	_	_	_	_	_		NT1IP<2:0>		0004
IPC6	084C			T4IP<2:0>	>	_	(C4IP<2:0	>	_		OC3IP<2:0>		_	D	MA2IP<2:0>		4444
IPC7	084E		ι	U2TXIP<2:0)>	_	L	I2RXIP<2:	0>	_		INT2IP<2:0>	•	_		T5IP<2:0>		4444
IPC8	0850			C1IP<2:0>	>	_	C	1RXIP<2:	0>	_		SPI2IP<2:0>	•	_	S	PI2EIP<2:0>		4444
IPC9	0852	_	_	_	_	_		IC4IP<2:0	>	_		IC3IP<2:0>		_	D	MA3IP<2:0>		0444
IPC11	0856	_	_	_	_	_		_	—	_	_	_	—	_	_	_	_	0000
IPC12	0858	_	_	_	_	_	N	II2C2IP<2:	0>	_		SI2C2IP<2:0	>	_	_	_	_	0440
IPC16	0860	_		CRCIP<2:0)>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	_	_	4440
IPC17	0862	_	_	_	_	_	C	1TXIP<2:)>	_	_	_	—	_	_	_	_	0400
IPC19	0866	_	_	—	_	_		_	—	_		CTMUIP<2:0	>	_	—			0040
IPC35	0886	_		JTAGIP<2:0)>	_		ICDIP<2:0	>	_	—	_	_	_	—	_	_	4400
IPC36	0888	_	F	PTG0IP<2:	0>	—	PT	GWDTIP<	2:0>	_	PT	GSTEPIP<2	:0>	_	_	_	_	4440
IPC37	088A	_	_	_	_	_	F	TG3IP<2:)>	_		PTG2IP<2:0	>	_	Р	TG1IP<2:0>		0444

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

								•										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								xxxx
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108						Time	er3 Holding	Register (fo	r 32-bit time	r operations	only)						xxxx
TMR3	010A								Timer3	Register								xxxx
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	—	TSIDL	—	—	—	_	—	—	TGATE	TCKP	S<1:0>	T32	_	TCS		0000
T3CON	0112	TON	-	TSIDL	_	_	_	_	-	_	TGATE	TCKP	S<1:0>	_	_	TCS		0000
TMR4	0114			•	•	•	•	•	Timer4	Register				•	•	•		xxxx
TMR5HLD	0116						Т	imer5 Holdir	ng Register	(for 32-bit o	perations on	ly)						xxxx
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	—	TSIDL	—	—	—	—	_	_	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000

TABLE 4-8: TIMER1 THROUGH TIMER5 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IABLE 4	-10.	001		JMPARE			OUIFU		ARE 4	REGIS		<u>٢</u>						
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	—	-	OCSIDL	C	CTSEL<2:0)>	—	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC1RS	0904							Outp	out Compare	e 1 Seconda	ary Register							xxxx
OC1R	0906								Output Co	mpare 1 Re	gister							xxxx
OC1TMR	0908								Timer V	alue 1 Regi	ster							xxxx
OC2CON1	090A	_	—	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC2RS	090E							Outp	out Compare	e 2 Seconda	ary Register							xxxx
OC2R	0910								Output Co	mpare 2 Re	gister							xxxx
OC2TMR	0912								Timer V	alue 2 Regi	ster							xxxx
OC3CON1	0914	_	—	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							xxxx
OC3R	091A								Output Co	mpare 3 Re	gister							xxxx
OC3TMR	091C								Timer V	alue 3 Regi	ster							xxxx
OC4CON1	091E	_	-	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC4RS	0922		Output Compare 4 Secondary Register							xxxx								
OC4R	0924								Output Co	mpare 4 Re	gister							xxxx
OC4TMR	0926		Timer Value 4 Register xxxx								xxxx							

TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: ADC1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1 Data B	uffer 0								xxxx
ADC1BUF1	0302								ADC1 Data B	uffer 1								xxxx
ADC1BUF2	0304								ADC1 Data B	uffer 2								xxxx
ADC1BUF3	0306								ADC1 Data B	uffer 3								xxxx
ADC1BUF4	0308								ADC1 Data B	uffer 4								xxxx
ADC1BUF5	030A								ADC1 Data B	uffer 5								xxxx
ADC1BUF6	030C								ADC1 Data B	uffer 6								xxxx
ADC1BUF7	030E								ADC1 Data B	uffer 7								xxxx
ADC1BUF8	0310								ADC1 Data B	uffer 8								xxxx
ADC1BUF9	0312								ADC1 Data B	uffer 9								xxxx
ADC1BUFA	0314								ADC1 Data Bu	Iffer 10								xxxx
ADC1BUFB	0316								ADC1 Data Bu	uffer 11								xxxx
ADC1BUFC	0318								ADC1 Data Bu	Iffer 12								xxxx
ADC1BUFD	031A								ADC1 Data Bu	Iffer 13								xxxx
ADC1BUFE	031C								ADC1 Data Bu	Iffer 14								xxxx
ADC1BUFF	031E								ADC1 Data Bu	iffer 15								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>	Ş	SRC<2:0>	`	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS			SMPI<4:0>	>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_			SAMC<4:03	>					ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	_	_	CH123N	NB<1:0>	CH123SB	—	_	—	_	_	CH123N	A<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_			CH0SB<4:0	>		CH0NA	_	—		С	H0SA<4:0	>		0000
AD1CSSH	032E	CSS31	CSS30	_	_		CSS26	CSS25	CSS24	_		_	—	—	—	—	—	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332		_	_	_		_	_	ADDMAEN	-				_	D	MABL<2:)>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.6 Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified, and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word-sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit is set at MODCON<14>.




FIGURE 4-20: MODULO ADDRESSING OPERATION EXAMPLE

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15	-	•					bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7		•					bit 0

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

VAR: Variable Exception Processing Latency Control
 1 = Variable exception processing is enabled
0 = Fixed exception processing is enabled
IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
GIE	DISI	SWTRAP				_	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—				INT2EP	INT1EP	INT0EP
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15	GIE: Global	Interrupt Enable	e bit				
	1 = Interrupt	s and associate	d IE bits are	enabled			
		s are disabled, I	•	still enabled			
bit 14	DISI: DISI	nstruction Statu	s bit				
		struction is active struction is not a	-				
bit 13	SWTRAP: S	Software Trap St	atus bit				
		e trap is enabled e trap is disabled					
bit 12-3	Unimpleme	nted: Read as '	0'				
bit 2	INT2EP: Ext	ternal Interrupt 2	2 Edge Detec	t Polarity Selec	t bit		
		on negative edg					
bit 1	INT1EP: Ext	ternal Interrupt 1	Edge Detec	t Polarity Selec	t bit		
		on negative edg					
bit 0	INTOEP: Ext	ternal Interrupt C	Edge Detec	t Polarity Selec	t bit		
		on negative edg					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽²⁾	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾		—	TCS ^(1,3)	—
bit 7							bit 0

REGISTER 13-2: TyCON: (TIMER3 AND TIMER5) CONTROL REGISTER

Legend:				
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	TON: Tin	nery On bit ⁽¹⁾		
		s 16-bit Timery s 16-bit Timery		
bit 14	•	mented: Read as '0'		
bit 13	-	imery Stop in Idle Mode bit ⁽²	2)	
		ontinues module operation winues module operation in Id	when device enters Idle mode lle mode	
bit 12-7	Unimple	mented: Read as '0'		
bit 6	TGATE:	Timery Gated Time Accumu	lation Enable bit ⁽¹⁾	
	When TC This bit is	<u>CS = 1:</u> s ignored.		
		<u>CS = 0:</u> d time accumulation is enab d time accumulation is disab		
bit 5-4	TCKPS<	1:0>: Timery Input Clock Pre	escale Select bits ⁽¹⁾	
	11 = 1:2 5			
	10 = 1:64 01 = 1:8	1		
	01 = 1.8			
bit 3-2	Unimple	mented: Read as '0'		
bit 1	-	nery Clock Source Select bit	(1,3)	
		nal clock is from pin, TyCK (nal clock (FP)	(on the rising edge)	
bit 0	Unimple	mented: Read as '0'		
		peration is enabled (T2CON set through TxCON.	<3> = 1), these bits have no e	ffect on Timery operation; all ti

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. See the "Pin Diagrams" section for the available pins.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 16-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

'1' = Bit is set

REGISTER 16-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVT	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

-n = Value at POR

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
	TRGD	V<3:0>		—		—	_					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_				TRGSTF	RT<5:0> (1)							
bit 7							bit					
Legend:	1. 1.4					(0)						
R = Readab		W = Writable		•	nented bit, read							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 15-12)>: Trigger # Ou	-									
		per output for ev										
		1110 = Trigger output for every 15th trigger event 1101 = Trigger output for every 14th trigger event										
		ger output for ev ger output for ev										
		ger output for ev										
		ger output for ev										
		per output for ev										
		per output for ev										
		ger output for ev										
		ger output for ev										
	0100 = Trigg	ger output for ev	ery 5th trigge	r event								
		ger output for ev										
		ger output for ev										
		ger output for ev										
	0000 = Trigg	ger output for ev	ery trigger ev	ent								
bit 11-6	-	nted: Read as '										
bit 5-0	TRGSTRT<	5:0>: Trigger Po	stscaler Start	Enable Select	bits ⁽¹⁾							
	111111 = W	aits 63 PWM cy	cles before g	enerating the fir	st trigger event	after the modu	le is enable					
	•			·								
	•			-								
	•			-								
	• • •	aits 2 PW/M ava	les hefore co	nerating the fire	t trigger event :	after the module	a is anabled					
		/aits 2 PWM cyc /aits 1 PWM cyc										

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 17-17: INT1TMRH: INTERVAL 1 TIMER HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	R<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	R<23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set	Bit is set'0' = Bit is clearedx = Bit is unknown				nown

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

REGISTER 17-18: INT1TMRL: INTERVAL 1 TIMER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	IR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTT	/IR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				nown			

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	insures	that	the	first	fr	ame
	transmission a		after	initializ	ation	is	not
	shifted or corrupted.						

- 2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
 - Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 30.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

18.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

21.0 ENHANCED CAN (ECAN™) MODULE (dsPIC33EPXXXGP/ MC50X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGP/MC50X devices contain one ECAN module.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The ECAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (Standard/Extended Identifier)
 acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to Input Capture (IC2) module for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-22: CxRXFUL1: ECANx RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but on	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 21-23: CxRXFUL2: ECANx RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER (CONTINUED)

- C2OUT: Comparator 2 Output Status bit⁽²⁾ bit 1 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -C10UT: Comparator 1 Output Status bit⁽²⁾ bit 0 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

NOTES:

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 30.1 "DC					
	Characteristics".					

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15		In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

TABLE 30-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions					
VR310	TSET	Settling Time	— 1 10 μs (Note 1)					

Note 1: Settling time is measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-55: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions						
VRD310	CVRES	Resolution	CVRSRC/24	_	CVRSRC/32	LSb			
VRD311	CVRAA	Absolute Accuracy ⁽²⁾	—	±25	_	mV	CVRSRC = 3.3V		
VRD313	CVRSRC	Input Reference Voltage	0	_	AVDD + 0.3	V			
VRD314	CVRout	Buffer Output Resistance ⁽²⁾	_	1.5k	_	Ω			

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param.	Symbol	Symbol Characteristic Min. Typ. Max. Units				Units	Conditions	
HDO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾		—	0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)	
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—	—	0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)	
HDO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	—	—	V	IOH ≥ -10 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	—	—	V	ІОн ≥ 15 mA, VDD = 3.3V (Note 1)	
HDO20A Voh1	Vон1	Output High Voltage 4x Source Driver Pins ⁽²⁾	1.5	—	—	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)	
			2.0	—	—		$IOH \ge -3.7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$ (Note 1)	
			3.0	—	—		IOH ≥ -2 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5	_	_	V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)	
			2.0	_	_		$IOH \ge -6.8 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$ (Note 1)	
			3.0	_	—		IOH ≥ -3 mA, VDD = 3.3V (Note 1)	

TABLE 31-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS


Note 1: Parameters are characterized, but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<15:7> and RC3
 For 64-pin devices: RA4, RA9, RB<15:7>, RC3 and RC15

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dime	ension Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е		0.65 BSC			
Overall Height	A	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	ф	0° 4° 8°				
Lead Width	b	0.22 – 0.38				

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B